class FirstReadyFCFSMMRegIO extends BaseDRAMMMRegIO
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- FirstReadyFCFSMMRegIO
- BaseDRAMMMRegIO
- HasConsoleUtils
- MMRegIO
- HasProgrammableRegisters
- Bundle
- Record
- Aggregate
- Data
- SourceInfoDoc
- NamedComponent
- HasId
- InstanceId
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- Protected
Instance Constructors
- new FirstReadyFCFSMMRegIO(cfg: FirstReadyFCFSConfig)
Value Members
- final def !=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- final def ##: Int
- Definition Classes
- AnyRef → Any
- final def :=(that: => Data)(implicit sourceInfo: SourceInfo, connectionCompileOptions: CompileOptions): Unit
- Definition Classes
- Data
- final def <>(that: => Data)(implicit sourceInfo: SourceInfo, connectionCompileOptions: CompileOptions): Unit
- Definition Classes
- Data
- final def ==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- def _cloneTypeImpl: Record
- Attributes
- protected
- Definition Classes
- Record
- def _elementsImpl: Iterable[(String, Any)]
- Attributes
- protected
- Definition Classes
- Bundle
- def _usingPlugin: Boolean
- Attributes
- protected
- Definition Classes
- Bundle
- final def asInstanceOf[T0]: T0
- Definition Classes
- Any
- macro def asTypeOf[T <: Data](that: T): T
- Definition Classes
- Data
- final macro def asUInt: UInt
- Definition Classes
- Data
- def autoSeed(name: String): FirstReadyFCFSMMRegIO.this.type
- Definition Classes
- Data → HasId
- val backendLatency: UInt
- Definition Classes
- BaseDRAMMMRegIO
- val bankAddr: ProgrammableSubAddr
- Definition Classes
- BaseDRAMMMRegIO
- def binding: Option[Binding]
- Attributes
- protected[chisel3]
- Definition Classes
- Data
- def binding_=(target: Binding): Unit
- Attributes
- protected
- Definition Classes
- Data
- val bins: Int
- Definition Classes
- MMRegIO
- val cfg: FirstReadyFCFSConfig
- def circuitName: String
- Attributes
- protected
- Definition Classes
- HasId
- def className: String
- Definition Classes
- Bundle → Record
- def clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.CloneNotSupportedException]) @native() @IntrinsicCandidate()
- def cloneType: FirstReadyFCFSMMRegIO.this.type
- Definition Classes
- Record → Data
- val defaultRowOffset: BigInt
- Definition Classes
- BaseDRAMMMRegIO
- def do_asTypeOf[T <: Data](that: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T
- Definition Classes
- Data
- def do_asUInt(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): UInt
- Definition Classes
- Aggregate → Data
- val dramBaseRegisters: Seq[(UInt, RuntimeSetting)]
- Definition Classes
- BaseDRAMMMRegIO
- val dramTimings: DRAMProgrammableTimings
- Definition Classes
- BaseDRAMMMRegIO
- final lazy val elements: SeqMap[String, Data]
- Definition Classes
- Bundle → Record
- final def eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- def equals(that: Any): Boolean
- Definition Classes
- HasId → AnyRef → Any
- def getAddressScheme(numRanks: BigInt, numBanks: BigInt, numRows: BigInt, numBytesPerLine: BigInt, pageSize: BigInt): Unit
- Definition Classes
- BaseDRAMMMRegIO
- final def getClass(): Class[_ <: AnyRef]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @IntrinsicCandidate()
- def getDefaults(prefix: String = ""): Seq[(String, BigInt)]
- Definition Classes
- HasProgrammableRegisters
- def getElements: Seq[Data]
- Definition Classes
- Record → Aggregate
- def getName(dat: Data): String
- Definition Classes
- HasProgrammableRegisters
- def getSettings(prefix: String = ""): Seq[(String, BigInt)]
- Definition Classes
- HasProgrammableRegisters
- def getSpeedGrade(): String
- Definition Classes
- BaseDRAMMMRegIO
- def getTimingModelSettings(): Seq[(String, BigInt)]
- Definition Classes
- MMRegIO
- final def getWidth: Int
- Definition Classes
- Data
- def hasSeed: Boolean
- Definition Classes
- HasId
- def hashCode(): Int
- Definition Classes
- HasId → AnyRef → Any
- def ignoreSeq: Boolean
- Definition Classes
- Bundle
- def instanceName: String
- Definition Classes
- HasId → InstanceId
- final def isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- def isLit: Boolean
- Definition Classes
- Data
- final def isWidthKnown: Boolean
- Definition Classes
- Data
- def litOption: Option[BigInt]
- Definition Classes
- Aggregate → Data
- def litValue: BigInt
- Definition Classes
- Aggregate → Data
- val llc: Option[LLCProgrammableSettings]
- Definition Classes
- MMRegIO
- def lookupPart(density: BigInt, dqWidth: BigInt, speedGrade: String): Map[String, JSONField]
- Definition Classes
- BaseDRAMMMRegIO
- final def ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- final def notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- final def notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- val openPagePolicy: Bool
- Definition Classes
- BaseDRAMMMRegIO
- def parentModName: String
- Definition Classes
- HasId → InstanceId
- def parentPathName: String
- Definition Classes
- HasId → InstanceId
- def pathName: String
- Definition Classes
- HasId → InstanceId
- val rankAddr: ProgrammableSubAddr
- Definition Classes
- BaseDRAMMMRegIO
- val rankPower: Vec[RankPowerIO]
- Definition Classes
- BaseDRAMMMRegIO
- val readOutstandingHistogram: Vec[UInt]
- Definition Classes
- MMRegIO
- lazy val regMap: Map[Data, IsRuntimeSetting]
- Definition Classes
- HasProgrammableRegisters
- val registers: Seq[(UInt, RuntimeSetting)]
- Definition Classes
- FirstReadyFCFSMMRegIO → HasProgrammableRegisters
- def requestInput(query: String, default: BigInt, min: Option[BigInt] = None, max: Option[BigInt] = None): BigInt
- Definition Classes
- HasConsoleUtils
- def requestSeqSelection(header: String, possibilities: Seq[String], footer: String = "Selection number", default: BigInt = 0): Int
- Definition Classes
- HasConsoleUtils
- def requestSettings(): Unit
- Definition Classes
- FirstReadyFCFSMMRegIO → MMRegIO
- val rowAddr: ProgrammableSubAddr
- Definition Classes
- BaseDRAMMMRegIO
- val schedulerWindowSize: UInt
- def setBaseDRAMSettings(): Unit
- Definition Classes
- BaseDRAMMMRegIO
- def setUnboundSettings(prefix: String = "test"): Unit
- Definition Classes
- HasProgrammableRegisters
- val speedGrades: Seq[(String, String)]
- Definition Classes
- BaseDRAMMMRegIO
- def suggestName(seed: => String): FirstReadyFCFSMMRegIO.this.type
- Definition Classes
- HasId
- final def synchronized[T0](arg0: => T0): T0
- Definition Classes
- AnyRef
- val targetCycle: Option[UInt]
- Definition Classes
- MMRegIO
- final def toAbsoluteTarget: ReferenceTarget
- Definition Classes
- NamedComponent → InstanceId
- final def toNamed: ComponentName
- Definition Classes
- NamedComponent → InstanceId
- def toPrintable: Printable
- Definition Classes
- Bundle → Record → Data
- def toString(): String
- Definition Classes
- Record → AnyRef → Any
- final def toTarget: ReferenceTarget
- Definition Classes
- NamedComponent → InstanceId
- val totalReadBeats: Option[UInt]
- Definition Classes
- MMRegIO
- val totalReads: Option[UInt]
- Definition Classes
- MMRegIO
- val totalWriteBeats: Option[UInt]
- Definition Classes
- MMRegIO
- val totalWrites: Option[UInt]
- Definition Classes
- MMRegIO
- val transactionQueueDepth: UInt
- final def wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def widthOption: Option[Int]
- Definition Classes
- Data
- val writeOutstandingHistogram: Vec[UInt]
- Definition Classes
- MMRegIO