Packages

c

midas.models

BankConflictModel

class BankConflictModel extends SplitTransactionModel

Linear Supertypes
SplitTransactionModel, TimingModel, HasNastiParameters, EgressUnitParameters, IngressModuleParameters, Module, RawModule, BaseModule, IsInstantiable, HasId, InstanceId, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. BankConflictModel
  2. SplitTransactionModel
  3. TimingModel
  4. HasNastiParameters
  5. EgressUnitParameters
  6. IngressModuleParameters
  7. Module
  8. RawModule
  9. BaseModule
  10. IsInstantiable
  11. HasId
  12. InstanceId
  13. AnyRef
  14. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Instance Constructors

  1. new BankConflictModel(cfg: BankConflictConfig)(implicit p: Parameters)

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##: Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def IO[T <: Data](iodef: => T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T
    Attributes
    protected
    Definition Classes
    BaseModule
  5. def _bindIoInPlace(iodef: Data)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): Unit
    Attributes
    protected
    Definition Classes
    BaseModule
  6. var _closed: Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  7. def _compatAutoWrapPorts(): Unit
    Definition Classes
    BaseModule
  8. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  9. val awQueue: Queue[NastiWriteAddressChannel]
    Definition Classes
    SplitTransactionModel
  10. val bankBusyCycles: Seq[UInt]
  11. val bankConflictCounts: Vec[UInt]
  12. def bytesToXSize(bytes: UInt): UInt
    Definition Classes
    HasNastiParameters
  13. val cfg: BaseConfig
    Definition Classes
    TimingModelIngressModuleParameters
  14. def circuitName: String
    Attributes
    protected
    Definition Classes
    HasId
  15. final val clock: Clock
    Definition Classes
    Module
  16. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.CloneNotSupportedException]) @native() @IntrinsicCandidate()
  17. val compileOptions: CompileOptions
    Definition Classes
    RawModule
  18. val completedRef: BankQueueEntry
  19. val conflictPenalty: UInt
  20. def desiredName: String
    Definition Classes
    BaseModule
  21. val egressUnitDelay: Int
    Definition Classes
    EgressUnitParameters
  22. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  23. def equals(that: Any): Boolean
    Definition Classes
    HasId → AnyRef → Any
  24. final def getClass(): Class[_ <: AnyRef]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @IntrinsicCandidate()
  25. def getCommands: Seq[Command]
    Attributes
    protected
    Definition Classes
    RawModule
  26. def getModulePorts: Seq[Data]
    Attributes
    protected[chisel3]
    Definition Classes
    BaseModule
  27. def hasSeed: Boolean
    Definition Classes
    HasId
  28. def hashCode(): Int
    Definition Classes
    HasId → AnyRef → Any
  29. val ingressARQdepth: Int
    Definition Classes
    IngressModuleParameters
  30. val ingressAWQdepth: Int
    Definition Classes
    IngressModuleParameters
  31. val ingressWQdepth: Int
    Definition Classes
    IngressModuleParameters
  32. def instanceName: String
    Definition Classes
    BaseModule → HasId → InstanceId
  33. lazy val io: BankConflictIO

    ************************** CHISEL BEGINS ********************************

    ************************** CHISEL BEGINS ********************************

    Definition Classes
    BankConflictModelSplitTransactionModelTimingModel
  34. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  35. val latency: UInt
  36. val longName: String
    Definition Classes
    BankConflictModelTimingModel
  37. val marginalCycles: UInt
  38. val monitor: MemoryModelMonitor
    Definition Classes
    TimingModel
  39. final lazy val name: String
    Definition Classes
    BaseModule
  40. val nastiARUserBits: Int
    Definition Classes
    HasNastiParameters
  41. val nastiAWUserBits: Int
    Definition Classes
    HasNastiParameters
  42. val nastiBUserBits: Int
    Definition Classes
    HasNastiParameters
  43. val nastiExternal: NastiParameters
    Definition Classes
    HasNastiParameters
  44. val nastiRIdBits: Int
    Definition Classes
    HasNastiParameters
  45. val nastiRUserBits: Int
    Definition Classes
    HasNastiParameters
  46. val nastiReq: NastiReqChannels
    Definition Classes
    TimingModel
  47. val nastiReqIden: IdentityModule[NastiReqChannels]
    Definition Classes
    TimingModel
  48. val nastiWIdBits: Int
    Definition Classes
    HasNastiParameters
  49. val nastiWStrobeBits: Int
    Definition Classes
    HasNastiParameters
  50. val nastiWUserBits: Int
    Definition Classes
    HasNastiParameters
  51. val nastiXAddrBits: Int
    Definition Classes
    HasNastiParameters
  52. val nastiXBurstBits: Int
    Definition Classes
    HasNastiParameters
  53. val nastiXCacheBits: Int
    Definition Classes
    HasNastiParameters
  54. val nastiXDataBits: Int
    Definition Classes
    HasNastiParameters
  55. val nastiXIdBits: Int
    Definition Classes
    HasNastiParameters
  56. val nastiXLenBits: Int
    Definition Classes
    HasNastiParameters
  57. val nastiXProtBits: Int
    Definition Classes
    HasNastiParameters
  58. val nastiXQosBits: Int
    Definition Classes
    HasNastiParameters
  59. val nastiXRegionBits: Int
    Definition Classes
    HasNastiParameters
  60. val nastiXRespBits: Int
    Definition Classes
    HasNastiParameters
  61. val nastiXSizeBits: Int
    Definition Classes
    HasNastiParameters
  62. val nastiXUserBits: Int
    Definition Classes
    HasNastiParameters
  63. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  64. val newReference: DecoupledIO[BankConflictReference]
  65. val newWReq: Bool
    Definition Classes
    SplitTransactionModel
  66. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  67. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  68. implicit val p: Parameters
  69. def parentModName: String
    Definition Classes
    HasId → InstanceId
  70. def parentPathName: String
    Definition Classes
    HasId → InstanceId
  71. def pathName: String
    Definition Classes
    HasId → InstanceId
  72. val pendingAWReq: SatUpDownCounterIO
    Definition Classes
    TimingModel
  73. val pendingReads: SatUpDownCounterIO
    Definition Classes
    TimingModel
  74. val pendingWReq: SatUpDownCounterIO
    Definition Classes
    TimingModel
  75. def portsContains(elem: Data): Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  76. def portsSize: Int
    Attributes
    protected
    Definition Classes
    BaseModule
  77. def printGenerationConfig: Unit
    Definition Classes
    TimingModel
  78. def printTimingModelGenerationConfig: Unit
    Definition Classes
    BankConflictModelTimingModel
  79. val rResp: DecoupledIO[ReadResponseMetaData]
    Definition Classes
    TimingModel
  80. val refBuffer: CollapsingBuffer[BankConflictReference]
  81. val refList: Vec[Valid[BankConflictReference]]
  82. val refUpdates: Vec[Valid[BankConflictReference]]
  83. final val reset: Reset
    Definition Classes
    Module
  84. val selector: Arbiter[BankConflictReference]
  85. def suggestName(seed: => String): BankConflictModel.this.type
    Definition Classes
    HasId
  86. final def synchronized[T0](arg0: => T0): T0
    Definition Classes
    AnyRef
  87. val tCycle: UInt
    Definition Classes
    TimingModel
  88. val tNasti: NastiIO

    ************************** CHISEL BEGINS ********************************

    ************************** CHISEL BEGINS ********************************

    Definition Classes
    TimingModel
  89. final def toAbsoluteTarget: IsModule
    Definition Classes
    BaseModule → InstanceId
  90. final def toNamed: ModuleName
    Definition Classes
    BaseModule → InstanceId
  91. def toString(): String
    Definition Classes
    AnyRef → Any
  92. final def toTarget: ModuleTarget
    Definition Classes
    BaseModule → InstanceId
  93. val transactionQueue: Queue[BankQueueEntry]
  94. val transactionQueueArb: RRArbiter[BankQueueEntry]
  95. val wResp: DecoupledIO[WriteResponseMetaData]
    Definition Classes
    TimingModel
  96. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  97. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  98. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  99. val xactionRelease: AXI4Releaser
    Definition Classes
    TimingModel

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.Throwable]) @Deprecated
    Deprecated
  2. def override_clock: Option[Clock]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  3. def override_clock_=(rhs: Option[Clock]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  4. def override_reset: Option[Bool]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  5. def override_reset_=(rhs: Option[Bool]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

Inherited from SplitTransactionModel

Inherited from TimingModel

Inherited from HasNastiParameters

Inherited from EgressUnitParameters

Inherited from Module

Inherited from RawModule

Inherited from BaseModule

Inherited from IsInstantiable

Inherited from HasId

Inherited from InstanceId

Inherited from AnyRef

Inherited from Any

Ungrouped