class FPGATop extends LazyModule with HasWidgets
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- FPGATop
- HasWidgets
- LazyModule
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- Protected
Instance Constructors
- new FPGATop()(implicit p: Parameters)
Value Members
- final def !=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- final def ##: Int
- Definition Classes
- AnyRef → Any
- final def ==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- def addWidget[T <: Widget](m: => T): T
- Definition Classes
- HasWidgets
- final def asInstanceOf[T0]: T0
- Definition Classes
- Any
- val availableDRAM: BigInt
- val bridgeAnnos: Seq[BridgeIOAnnotation]
- val bridgeModuleMap: ListMap[BridgeIOAnnotation, BridgeModule[_ <: Record with HasChannels]]
- val bridgesRequiringDRAM: Iterable[UsesHostDRAM with BridgeModule[_$1] forSome {type _$1 <: Record with HasChannels}]
- val bridgesWithFromHostCPUStreams: Iterable[StreamFromHostCPU with BridgeModule[_$1] forSome {type _$1 <: Record with HasChannels}]
- val bridgesWithToHostCPUStreams: Iterable[StreamToHostCPU with BridgeModule[_$1] forSome {type _$1 <: Record with HasChannels}]
- var children: List[LazyModule]
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- def childrenIterator(iterfunc: (LazyModule) => Unit): Unit
- Definition Classes
- LazyModule
- lazy val className: String
- Definition Classes
- LazyModule
- def clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.CloneNotSupportedException]) @native() @IntrinsicCandidate()
- def cloneDangles(): List[Dangle]
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- var cloneProto: Option[LazyModule]
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- val combinedRegions: Map[String, Iterable[UsesHostDRAM with BridgeModule[_$1] forSome {type _$1 <: Record with HasChannels}]]
- val cpuManagedAXI4NodeTuple: Option[(AXI4MasterNode, CPUManagedAXI4Params)]
- lazy val desiredName: String
- Definition Classes
- LazyModule
- val dramBytesPerChannel: BigInt
- val dramChannelsRequired: BigInt
- val dramOffsets: Seq[BigInt]
- val dramOffsetsRev: Seq[BigInt]
- final def eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- def equals(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef → Any
- val fpgaManagedAXI4NodeTuple: Option[(AXI4SlaveNode, FPGAManagedAXI4Params)]
- val fromCPUStreamParams: Iterable[StreamSinkParameters]
- def genCtrlIO(master: WidgetMMIO)(implicit p: Parameters): Unit
- Definition Classes
- HasWidgets
- def genHeader(sb: StringBuilder): Unit
- def genWidgetHeaders(sb: StringBuilder, memoryRegions: Map[String, BigInt]): Unit
Iterates through each bridge, generating the header fragment.
Iterates through each bridge, generating the header fragment. Must be called after bridge address assignment is complete.
- Definition Classes
- HasWidgets
- def getCRAddr(w: Widget, crName: String)(implicit channelWidth: Int): BigInt
- Definition Classes
- HasWidgets
- def getCRAddr(wName: String, crName: String)(implicit channelWidth: Int): BigInt
- Definition Classes
- HasWidgets
- def getChildren: List[LazyModule]
- Definition Classes
- LazyModule
- final def getClass(): Class[_ <: AnyRef]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @IntrinsicCandidate()
- def getNodes: List[BaseNode]
- Definition Classes
- LazyModule
- lazy val graphML: String
- Definition Classes
- LazyModule
- val hasFromHostCPUStreams: Boolean
- val hasToHostStreams: Boolean
- def hashCode(): Int
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @IntrinsicCandidate()
- var inModuleBody: List[() => Unit]
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- var info: SourceInfo
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- lazy val instanceName: String
- Definition Classes
- LazyModule
- final def isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- def line: String
- Definition Classes
- LazyModule
- val master: SimulationMaster
- val memAXI4Nodes: Seq[AXI4SlaveNode]
- lazy val module: FPGATopImp
- Definition Classes
- FPGATop → LazyModule
- lazy val moduleName: String
- Definition Classes
- LazyModule
- def name: String
- Definition Classes
- LazyModule
- final def ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- def nodeIterator(iterfunc: (BaseNode) => Unit): Unit
- Definition Classes
- LazyModule
- var nodes: List[BaseNode]
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- final def notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- final def notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- def omitGraphML: Boolean
- Definition Classes
- LazyModule
- implicit val p: Parameters
- Definition Classes
- LazyModule
- val parent: Option[LazyModule]
- Attributes
- protected[diplomacy]
- Definition Classes
- LazyModule
- def parents: Seq[LazyModule]
- Definition Classes
- LazyModule
- lazy val pathName: String
- Definition Classes
- LazyModule
- def printHostDRAMSummary(): Unit
- def printMemoryMapSummary(): Unit
- Definition Classes
- HasWidgets
- def printStreamSummary(streams: Iterable[StreamParameters], header: String): Unit
- def printWidgets: Unit
- Definition Classes
- HasWidgets
- val regionTuples: Iterable[(Iterable[UsesHostDRAM with BridgeModule[_$1] forSome {type _$1 <: Record with HasChannels}], Seq[AddressSet])]
- def shouldBeInlined: Boolean
- Definition Classes
- LazyModule
- val sortedRegionTuples: Seq[(Iterable[UsesHostDRAM with BridgeModule[_$1] forSome {type _$1 <: Record with HasChannels}], Seq[AddressSet])]
- val streamingEngine: Option[StreamEngine]
- def suggestName(x: Option[String]): FPGATop.this.type
- Definition Classes
- LazyModule
- def suggestName(x: String): FPGATop.this.type
- Definition Classes
- LazyModule
- lazy val suggestedName: String
- Definition Classes
- LazyModule
- final def synchronized[T0](arg0: => T0): T0
- Definition Classes
- AnyRef
- val targetMemoryRegions: Map[String, BigInt]
- val toCPUStreamParams: Iterable[StreamSourceParameters]
- def toString(): String
- Definition Classes
- AnyRef → Any
- val totalDRAMAllocated: BigInt
- final def wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])