abstract class ChannelizedWrapperIO extends Record with UnpackedWrapperConfig with TargetChannelIO
Builds a Record of tokenized interfaces based on a set of FAMEChannelConnectionAnnotations. Chisel-types are reconstructed by looking up a FIRRTL type in which can then be mapped back into a primitive chisel type.
This is instantiated twice: 1) On the TargetBox, to build a chisel-interface that can link against the FIRRTL 2) To build the SimWrapper's IO. This has the subset of channel interfaces present on the TargetBox that are connected to bridges.
This class includes many members that permit looking up record elements by channel type, and by channel name instead of using the underlying Chisel element name.
Linear Supertypes
Known Subclasses
Ordering
- Alphabetic
- By Inheritance
Inherited
- ChannelizedWrapperIO
- TargetChannelIO
- UnpackedWrapperConfig
- Record
- Aggregate
- Data
- SourceInfoDoc
- NamedComponent
- HasId
- InstanceId
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- Protected
Instance Constructors
- new ChannelizedWrapperIO(config: SimWrapperConfig)
Abstract Value Members
- abstract def clockElement: (String, DecoupledIO[Data])
Channel carrying clock tokens to the target.
Channel carrying clock tokens to the target.
- Definition Classes
- TargetChannelIO
- abstract def elements: SeqMap[String, Data]
- Definition Classes
- Record
Concrete Value Members
- final def !=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- final def ##: Int
- Definition Classes
- AnyRef → Any
- final def :=(that: => Data)(implicit sourceInfo: SourceInfo, connectionCompileOptions: CompileOptions): Unit
- Definition Classes
- Data
- final def <>(that: => Data)(implicit sourceInfo: SourceInfo, connectionCompileOptions: CompileOptions): Unit
- Definition Classes
- Data
- final def ==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- def _cloneTypeImpl: Record
- Attributes
- protected
- Definition Classes
- Record
- final def asInstanceOf[T0]: T0
- Definition Classes
- Any
- macro def asTypeOf[T <: Data](that: T): T
- Definition Classes
- Data
- final macro def asUInt: UInt
- Definition Classes
- Data
- def autoSeed(name: String): ChannelizedWrapperIO.this.type
- Definition Classes
- Data → HasId
- def binding: Option[Binding]
- Attributes
- protected[chisel3]
- Definition Classes
- Data
- def binding_=(target: Binding): Unit
- Attributes
- protected
- Definition Classes
- Data
- val bridgeAnnos: ArrayBuffer[BridgeIOAnnotation]
- Definition Classes
- UnpackedWrapperConfig
- val chAnnos: ArrayBuffer[FAMEChannelConnectionAnnotation]
- Definition Classes
- UnpackedWrapperConfig
- val chNameToAnnoMap: ArrayBuffer[(String, FAMEChannelConnectionAnnotation)]
- def circuitName: String
- Attributes
- protected
- Definition Classes
- HasId
- def className: String
- Definition Classes
- Record
- def clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.CloneNotSupportedException]) @native() @IntrinsicCandidate()
- def cloneType: ChannelizedWrapperIO.this.type
- Definition Classes
- Record → Data
- val config: SimWrapperConfig
- Definition Classes
- ChannelizedWrapperIO → UnpackedWrapperConfig
- def do_asTypeOf[T <: Data](that: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T
- Definition Classes
- Data
- def do_asUInt(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): UInt
- Definition Classes
- Aggregate → Data
- final def eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- def equals(that: Any): Boolean
- Definition Classes
- HasId → AnyRef → Any
- val fanoutAnnos: ArrayBuffer[FAMEChannelFanoutAnnotation]
- Definition Classes
- UnpackedWrapperConfig
- final def getClass(): Class[_ <: AnyRef]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @IntrinsicCandidate()
- def getElements: Seq[Data]
- Definition Classes
- Record → Aggregate
- final def getWidth: Int
- Definition Classes
- Data
- def hasSeed: Boolean
- Definition Classes
- HasId
- def hashCode(): Int
- Definition Classes
- HasId → AnyRef → Any
- def instanceName: String
- Definition Classes
- HasId → InstanceId
- final def isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- def isLit: Boolean
- Definition Classes
- Data
- final def isWidthKnown: Boolean
- Definition Classes
- Data
- val leafTypeMap: Map[ReferenceTarget, Port]
- Definition Classes
- UnpackedWrapperConfig
- def litOption: Option[BigInt]
- Definition Classes
- Aggregate → Data
- def litValue: BigInt
- Definition Classes
- Aggregate → Data
- final def ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- final def notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- final def notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- def parentModName: String
- Definition Classes
- HasId → InstanceId
- def parentPathName: String
- Definition Classes
- HasId → InstanceId
- def pathName: String
- Definition Classes
- HasId → InstanceId
- val payloadTypeMap: Map[FAMEChannelConnectionAnnotation, Data]
- val rvElements: ArrayBuffer[(String, ReadyValidIO[Data])]
- val rvInputPortMap: Map[String, TargetRVPortType]
Mapping of input ready-valid channels.
Mapping of input ready-valid channels.
- Definition Classes
- ChannelizedWrapperIO → TargetChannelIO
- val rvOutputPortMap: Map[String, TargetRVPortType]
Mapping of output ready-valid channels.
Mapping of output ready-valid channels.
- Definition Classes
- ChannelizedWrapperIO → TargetChannelIO
- val rvPortMap: Map[String, TargetRVPortTuple]
- def suggestName(seed: => String): ChannelizedWrapperIO.this.type
- Definition Classes
- HasId
- final def synchronized[T0](arg0: => T0): T0
- Definition Classes
- AnyRef
- final def toAbsoluteTarget: ReferenceTarget
- Definition Classes
- NamedComponent → InstanceId
- final def toNamed: ComponentName
- Definition Classes
- NamedComponent → InstanceId
- def toPrintable: Printable
- Definition Classes
- Record → Data
- def toString(): String
- Definition Classes
- Record → AnyRef → Any
- final def toTarget: ReferenceTarget
- Definition Classes
- NamedComponent → InstanceId
- val visitedSourcePorts: LinkedHashMap[Seq[ReferenceTarget], ReadyValidIO[Data]]
- final def wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def widthOption: Option[Int]
- Definition Classes
- Data
- val wireElements: ArrayBuffer[(String, ReadyValidIO[Data])]
- val wireInputPortMap: Map[String, ReadyValidIO[Data]]
Mapping of all input pipe channels.
Mapping of all input pipe channels.
- Definition Classes
- ChannelizedWrapperIO → TargetChannelIO
- val wireOutputPortMap: Map[String, ReadyValidIO[Data]]
Mapping of all output pipe channels.
Mapping of all output pipe channels.
- Definition Classes
- ChannelizedWrapperIO → TargetChannelIO
- val wirePortMap: Map[String, WirePortTuple]
- val wireTypeMap: Map[FAMEChannelConnectionAnnotation, Data]