class AsyncMemChiselModel extends Module

Linear Supertypes
Module, RawModule, BaseModule, IsInstantiable, HasId, InstanceId, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. AsyncMemChiselModel
  2. Module
  3. RawModule
  4. BaseModule
  5. IsInstantiable
  6. HasId
  7. InstanceId
  8. AnyRef
  9. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Instance Constructors

  1. new AsyncMemChiselModel(depth: Int, dataWidth: Int, nReads: Int = 2, nWrites: Int = 2)

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##: Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def IO[T <: Data](iodef: => T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T
    Attributes
    protected
    Definition Classes
    BaseModule
  5. def _bindIoInPlace(iodef: Data)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): Unit
    Attributes
    protected
    Definition Classes
    BaseModule
  6. var _closed: Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  7. def _compatAutoWrapPorts(): Unit
    Definition Classes
    BaseModule
  8. val active_read_addr: UInt
  9. val active_write_addr: UInt
  10. val active_write_data: UInt
  11. val active_write_en: Bool
  12. val advance_cycle: Bool
  13. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  14. val channels: RegfileModelIO
  15. def circuitName: String
    Attributes
    protected
    Definition Classes
    HasId
  16. final val clock: Clock
    Definition Classes
    Module
  17. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.CloneNotSupportedException]) @native() @IntrinsicCandidate()
  18. val compileOptions: CompileOptions
    Definition Classes
    RawModule
  19. val data: Mem[UInt]
  20. val dataWidth: Int
  21. val depth: Int
  22. def desiredName: String
    Definition Classes
    BaseModule
  23. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  24. def equals(that: Any): Boolean
    Definition Classes
    HasId → AnyRef → Any
  25. final def getClass(): Class[_ <: AnyRef]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @IntrinsicCandidate()
  26. def getCommands: Seq[Command]
    Attributes
    protected
    Definition Classes
    RawModule
  27. def getModulePorts: Seq[Data]
    Attributes
    protected[chisel3]
    Definition Classes
    BaseModule
  28. def hasSeed: Boolean
    Definition Classes
    HasId
  29. def hashCode(): Int
    Definition Classes
    HasId → AnyRef → Any
  30. def instanceName: String
    Definition Classes
    BaseModule → HasId → InstanceId
  31. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  32. val nReads: Int
  33. val nWrites: Int
  34. final lazy val name: String
    Definition Classes
    BaseModule
  35. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  36. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  37. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  38. val outputs_responded_or_firing: Bool
  39. def parentModName: String
    Definition Classes
    HasId → InstanceId
  40. def parentPathName: String
    Definition Classes
    HasId → InstanceId
  41. def pathName: String
    Definition Classes
    HasId → InstanceId
  42. def portsContains(elem: Data): Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  43. def portsSize: Int
    Attributes
    protected
    Definition Classes
    BaseModule
  44. val read_access_available: IndexedSeq[Bool]
  45. val read_access_granted: IndexedSeq[Bool]
  46. val read_access_req: IndexedSeq[Bool]
  47. val read_data: UInt
  48. val read_data_async: UInt
  49. val read_resp_data: Vec[UInt]
  50. val read_state: Vec[UInt]
  51. val reads_done: Bool
  52. val reads_finishing: Bool
  53. final val reset: Reset
    Definition Classes
    Module
  54. def suggestName(seed: => String): AsyncMemChiselModel.this.type
    Definition Classes
    HasId
  55. final def synchronized[T0](arg0: => T0): T0
    Definition Classes
    AnyRef
  56. val target_reset_available: Bool
  57. val target_reset_fired: Bool
  58. val target_reset_reg: Bool
  59. val target_reset_value: Bool
  60. final def toAbsoluteTarget: IsModule
    Definition Classes
    BaseModule → InstanceId
  61. final def toNamed: ModuleName
    Definition Classes
    BaseModule → InstanceId
  62. def toString(): String
    Definition Classes
    AnyRef → Any
  63. final def toTarget: ModuleTarget
    Definition Classes
    BaseModule → InstanceId
  64. val tupleAND: ((Bool, Bool)) => Bool
  65. val tupleOR: ((Bool, Bool)) => Bool
  66. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  67. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  68. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  69. val write_complete: Vec[Bool]
  70. val write_prereqs_met: IndexedSeq[Bool]
  71. val writes_done_or_finishing: Bool

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.Throwable]) @Deprecated
    Deprecated
  2. def override_clock: Option[Clock]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  3. def override_clock_=(rhs: Option[Clock]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  4. def override_reset: Option[Bool]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  5. def override_reset_=(rhs: Option[Bool]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

Inherited from Module

Inherited from RawModule

Inherited from BaseModule

Inherited from IsInstantiable

Inherited from HasId

Inherited from InstanceId

Inherited from AnyRef

Inherited from Any

Ungrouped