class XilinxAXI4Bundle extends Bundle
An AXI4 bundle definition whose names should match the interfaces exposed on Xilinx IP blocks. aresetn and clock are omitted, and no user fields are provided.
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- XilinxAXI4Bundle
- Bundle
- Record
- Aggregate
- Data
- SourceInfoDoc
- NamedComponent
- HasId
- InstanceId
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- Protected
Instance Constructors
Value Members
- final def !=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- final def ##: Int
- Definition Classes
- AnyRef → Any
- final def :=(that: => Data)(implicit sourceInfo: SourceInfo, connectionCompileOptions: CompileOptions): Unit
- Definition Classes
- Data
- final def <>(that: => Data)(implicit sourceInfo: SourceInfo, connectionCompileOptions: CompileOptions): Unit
- Definition Classes
- Data
- final def ==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- def AXI4Only[T <: Data](field: T): Option[T]
- def _cloneTypeImpl: Record
- Attributes
- protected
- Definition Classes
- Record
- def _elementsImpl: Iterable[(String, Any)]
- Attributes
- protected
- Definition Classes
- Bundle
- def _usingPlugin: Boolean
- Attributes
- protected
- Definition Classes
- Bundle
- val araddr: UInt
- val arburst: Option[UInt]
- val arcache: Option[UInt]
- val arid: Option[UInt]
- val arlen: Option[UInt]
- val arlock: Option[UInt]
- val arprot: UInt
- val arqos: Option[UInt]
- val arready: Bool
- val arsize: Option[UInt]
- val arvalid: Bool
- final def asInstanceOf[T0]: T0
- Definition Classes
- Any
- macro def asTypeOf[T <: Data](that: T): T
- Definition Classes
- Data
- final macro def asUInt: UInt
- Definition Classes
- Data
- def autoSeed(name: String): XilinxAXI4Bundle.this.type
- Definition Classes
- Data → HasId
- val awaddr: UInt
- val awburst: Option[UInt]
- val awcache: Option[UInt]
- val awid: Option[UInt]
- val awlen: Option[UInt]
- val awlock: Option[UInt]
- val awprot: UInt
- val awqos: Option[UInt]
- val awready: Bool
- val awsize: Option[UInt]
- val awvalid: Bool
- def axi4LiteSize: Int
- val bid: Option[UInt]
- def binding: Option[Binding]
- Attributes
- protected[chisel3]
- Definition Classes
- Data
- def binding_=(target: Binding): Unit
- Attributes
- protected
- Definition Classes
- Data
- val bready: Bool
- val bresp: UInt
- val bundleParams: AXI4BundleParameters
- val bvalid: Bool
- def circuitName: String
- Attributes
- protected
- Definition Classes
- HasId
- def className: String
- Definition Classes
- Bundle → Record
- def clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.CloneNotSupportedException]) @native() @IntrinsicCandidate()
- def cloneType: XilinxAXI4Bundle.this.type
- Definition Classes
- Record → Data
- def do_asTypeOf[T <: Data](that: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T
- Definition Classes
- Data
- def do_asUInt(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): UInt
- Definition Classes
- Aggregate → Data
- def driveStandardAXI4(axi4: AXI4Bundle, axiClock: Clock, axiReset: Bool): Unit
- def drivenByStandardAXI4(axi4: AXI4Bundle, axiClock: Clock, axiReset: Bool): Unit
- final lazy val elements: SeqMap[String, Data]
- Definition Classes
- Bundle → Record
- final def eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- def equals(that: Any): Boolean
- Definition Classes
- HasId → AnyRef → Any
- final def getClass(): Class[_ <: AnyRef]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @IntrinsicCandidate()
- def getElements: Seq[Data]
- Definition Classes
- Record → Aggregate
- final def getWidth: Int
- Definition Classes
- Data
- def hasSeed: Boolean
- Definition Classes
- HasId
- def hashCode(): Int
- Definition Classes
- HasId → AnyRef → Any
- def ignoreSeq: Boolean
- Definition Classes
- Bundle
- def instanceName: String
- Definition Classes
- HasId → InstanceId
- val isAXI4Lite: Boolean
- final def isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- def isLit: Boolean
- Definition Classes
- Data
- final def isWidthKnown: Boolean
- Definition Classes
- Data
- def litOption: Option[BigInt]
- Definition Classes
- Aggregate → Data
- def litValue: BigInt
- Definition Classes
- Aggregate → Data
- final def ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- final def notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- final def notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @IntrinsicCandidate()
- def parentModName: String
- Definition Classes
- HasId → InstanceId
- def parentPathName: String
- Definition Classes
- HasId → InstanceId
- def pathName: String
- Definition Classes
- HasId → InstanceId
- val rdata: UInt
- val rid: Option[UInt]
- val rlast: Option[Bool]
- val rready: Bool
- val rresp: UInt
- val rvalid: Bool
- def suggestName(seed: => String): XilinxAXI4Bundle.this.type
- Definition Classes
- HasId
- final def synchronized[T0](arg0: => T0): T0
- Definition Classes
- AnyRef
- def tieoffAsManager(): Unit
- final def toAbsoluteTarget: ReferenceTarget
- Definition Classes
- NamedComponent → InstanceId
- final def toNamed: ComponentName
- Definition Classes
- NamedComponent → InstanceId
- def toPrintable: Printable
- Definition Classes
- Bundle → Record → Data
- def toString(): String
- Definition Classes
- Record → AnyRef → Any
- final def toTarget: ReferenceTarget
- Definition Classes
- NamedComponent → InstanceId
- final def wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- val wdata: UInt
- final def widthOption: Option[Int]
- Definition Classes
- Data
- val wlast: Option[Bool]
- val wready: Bool
- val wstrb: UInt
- val wvalid: Bool