

Generating Heterogeneous Accelerator-rich SoCs in CHIPYARD

Jerry Zhao jzh@berkeley.edu UC Berkeley



Outline

- 1. Configure a custom multi-core heterogeneous SoC:
- 2. Configure a custom shared NoC interconnect
- 3. Generate synthesizable RTL for the SoC
- 4. Compile a RTL simulator of the SoC
- 5. Compile binaries testing accelerators
- 6. Simulate running binaries on the SoC





Chipyard Directory Structure

chipyard-morning/ generators/ ← Our library of Chisel generators chipyard/ sha3/ sims/ ← Utilities for simulating SoCs verilator/ firesim/ fpga/← Utilities for FPGA prototyping software/ ← Utilities for building RISC-V software vlsi/ HAMMER VLSI Flow toolchains/ **RISC-V** Toolchain



Configure the SoC Architecture

Multi-core SoC

- 2 Rocket cores + 1 BOOM core
- 4 banks of L2

Banked L2/DRAM

Multi-accelerator subsystem

- Streaming FIR "DSP-like" accelerator
- FFT accelerator
- GCD accelerator
- NIC

RoCC tightly-coupled accelerator

• SHA-3





Configure the SoC Architecture

- Open TutorialConfigs.scala
- Scroll to the bottom, find TutorialNoCConfig
- Scroll to the bottom of TutorialNoCConfig

```
// Add custom MMIO devices/accelerators
new chipyard.example.WithGCD ++
new chipyard.harness.WithLoopbackNIC ++
new icenet.WithIceNIC ++
new fftgenerator.WithFFTGenerator(numPoints=8) ++
new chipyard.example.WithStreamingFIR ++
new chipyard.example.WithStreamingPassthrough ++
```

```
// Add custom RoCC accelerator
// new sha3.WithSha3Accel ++
```

```
// L2 cache configuration
new freechips.rocketchip.subsystem.WithNBanks(4) ++
new freechips.rocketchip.subsystem.WithInclusiveCache(capacityKB = 128) ++
```

```
// Core configurations
new boom.common.WithNSmallBooms(1) ++
new freechips.rocketchip.subsystem.WithNBigCores(2) ++
```

```
// Inherit default configs
new chipyard.config.AbstractConfig
```



Configure the SoC Architecture

Uncomment WithSha3Accel

// Add custom RoCC accelerator
new sha3.WithSha3Accel ++ <-----</pre>

Uncomment



Configure the NoC Architecture

 Find definitions of inNodeMapping and outNodeMapping

```
inNodeMapping = ListMap("Core" -> 7),
outNodeMapping = ListMap(
    "pbus" -> 8, "uart" -> 9, "control" -> 10, "gcd" -> 11,
    "writeQueue[0]" -> 0, "writeQueue[1]" -> 1, "tailChain[0]" -> 2))
```

```
inNodeMapping = ListMap(
    "Core 0" -> 0, "SHA3[0]" -> 0,
    "Core 1" -> 1, "SHA3[1]" -> 1,
    "Core 2" -> 2, "SHA3[2]" -> 2,
    "serial-tl" -> 2),
outNodeMapping = ListMap(
    "system[0]" -> 3, "system[1]" -> 4, "system[2]" -> 5, "system[3]" -> 6,
    "pbus" -> 7))
```



Configure the NoC Architecture

- Modify mapping target nodes to the range [0, 12)
- Don't think too hard about where things go

```
inNodeMapping = ListMap("Core" -> 7),
outNodeMapping = ListMap(
    "pbus" -> 8, "uart" -> 9, "control" -> 10, "gcd" -> 11,
    "writeQueue[0]" -> 0, "writeQueue[1]" -> 1, "tailChain[0]" -> 2))
inNodeMapping = ListMap(
    "Core 0" -> 0, "SHA3[0]" -> 0,
    "Core 1" -> 1, "SHA3[1]" -> 1,
    "Core 2" -> 2, "SHA3[2]" -> 2,
    "serial-tl" -> 2),
outNodeMapping = ListMap(
    "system[0]" -> 3, "system[1]" -> 4, "system[2]" -> 5, "system[3]" -> 6,
    "pbus" -> 7))
```



Compile a RTL Simulator

- Go to: ~/chipyard-morning/sims/verilator
- Run make CONFIG=TutorialNoCConfig -j16
- Don't forget –j16!
- This will take ~20 minutes

chipyard-morning/
generators/
sims/

verilator/



How Configs Work

- A Config maintains a dictionary of keys describing how to generate different SoC components
- Config fragments set keys or groups of keys
- Configs are compositions of fragments

// Add custom MMIO devices/accelerators
new chipyard.example.WithGCD ++
new chipyard.harness.WithLoopbackNIC ++
new icenet.WithIceNIC ++
new fftgenerator.WithFFTGenerator(numPoints=8) ++
new chipyard.example.WithStreamingFIR ++
new chipyard.example.WithStreamingPassthrough ++

// Add custom RoCC accelerator
// new sha3.WithSha3Accel ++

// L2 cache configuration
new freechips.rocketchip.subsystem.WithNBanks(4) ++
new freechips.rocketchip.subsystem.WithInclusiveCache(capacityKB = 128) ++

// Core configurations
new boom.common.WithNSmallBooms(1) ++
new freechips.rocketchip.subsystem.WithNBigCores(2) ++

// Inherit default configs
new chipyard.config.AbstractConfig



Example of a Config Fragment





SoC Architecture Config

Custom config-specific fragments

Default settings

// Add custom MMIO devices/accelerators new chipyard.example.WithGCD ++ new chipyard.harness.WithLoopbackNIC ++ new icenet.WithIceNIC ++ new fftgenerator.WithFFTGenerator(numPoints=8) + new chipyard.example.WithStreamingFIR ++ new chipyard.example.WithStreamingPassthrough + // Add custom RoCC accelerator // new sha3.WithSha3Accel ++ // L2 cache configuration new freechips.rocketchip.subsystem.WithNBanks(4 ++ new freechips.rocketchip.subsystem.WithInclusiveCache(capacityKB = 128) ++ // Core configurations new boom.common.WithNSmallBooms(1) ++ new freechips.rocketchip.subsystem.WithNBigCore.(2) ++ // Inherit default configs

// Inherit default configs
new chipyard.config.AbstractConfig

Default Config





NoC Config

Physical NoC parameters

Mapping agents to Node IDs

```
new constellation.soc.WithGlobalNoC(constellation.soc.GlobalNoCParams(
  NoCParams(
                    = TerminalRouter(Mesh2D(3, 4)),
    topology
    channelParamGen = (a, b) => UserChannelParams(Seq.fill(12) { UserVirtualChannelParams(4) }),
    routingRelation = NonblockingVirtualSubnetworksRouting(TerminalRouterRouting(
      Mesh2DEscapeRouting()), 10, 1)
// The inNodeMapping and outNodeMapping values are the physical identifiers of
// routers on the topology to map the agents to. Try changing these to any
/ value within the range [0, topology.nwodes)
new constellation.soc.WithPbusNoC(constellation.protocol.TLNoCParams(
  constellation.protocol.DiplomaticNetworkNodeMapping(
    inNodeMapping = ListMap("Core" -> 7),
    outNodeMapping = ListMap(
      "pbus" -> 8, "uart" -> 9, "control" -> 10, "gcd" -> 11,
      "writeQueue[0]" -> 0, "writeQueue[1]" -> 1, "tailChain[0]" -> 2))
), true) ++
new constellation.soc.WithSbusNoC(constellation.protocol.TLNoCParams(
  constellation.protocol.DiplomaticNetworkNodeMapping(
    inNodeMapping = ListMap(
      "Core 0" -> 0, "SHA3[0]" -> 0,
      "Core 1" -> 1, "SHA3[1]" -> 1,
      "Core 2" -> 2, "SHA3[2]" -> 2,
      "serial-tl" -> 2),
    outNodeMapping = ListMap(
      "system[0]" -> 3, "system[1]" -> 4, "system[2]" -> 5, "system[3]" -> 6,
      "pbus" -> 7))
), true) ++
```



NoC Mapping







Alternative NoC Topologies











Check Verilog

- Go into the verilator/generated-src directory
- Find the directory named TutorialNoCConfig
- 1s the files inside
- XXX.top.v: Synthesizable Verilog source
- XXX.harness.v: TestHarness
- XXX.dts: device tree string
- XXX.memmap.json: memory map

chipyard-morning/ generators/ sims/verilator/ generated-src/ chipyard...TutorialNoCConfig/



Compile MMIO Tests

- Go to the **tests**/ directory
- Run make
- Afterwards, see the .riscv bare-metal binaries compiled here
- gcd.riscv
- fft.riscv
- nic-loopback.riscv
- streaming-fir.riscv

chipyard-morning/
generators/
tests/



Run Test

- Go back to sims/verilator
- make CONFIG=TutorialNoCConfig run-binary-hex BINARY=../../tests/fft.riscv
 - This is a one-line command
- The simulation should print some output, saying test passed successfully
- Try:
 - fft.riscv
 - gcd.riscv
 - streaming-fir.riscv
 - nic-loopback.riscv

chipyard-morning/
generators/
sims/verilator/



Visualize Interconnect Traffic

- python3 vis.py fft
- Then open another terminal session, and run
- scp -i ~/firesim.pem
 centos@XX.XX.XX.XX:~/fft.traffic.png ./
 - All one line
- Open the .png file on your local machine

chipyard-morning/
generators/
sims/verilator/





- Colors indicate traffic over the interconnect
- Tests don't really stress the interconnect, but this should provide a glimpse of what's going on in the RTL



Compile SHA3 Tests

printf("Start basic test 1.\n");
// BASIC TEST 1 - 150 zero bytes

start = rdcycle();

asm volatile ("fence");

// setup accelerator with addresses of input and output
ROCC_INSTRUCTION_SS(2, &input, &output, 0);

// Set length and compute hash
ROCC_INSTRUCTION_S(2, sizeof(input), 1);

```
asm volatile ("fence" ::: "memory");
```

end = rdcycle();

chipyard-morning/
generators/
sha3/
software/
tests/
src/
sha3-rocc.c



Compile SHA3 Tests

./build.sh

- What was done... built two binaries
 - `sha3-sw.riscv` software version of SHA3 computation
 - `sha3-rocc.riscv` sends SHA3 computation to the accelerator
- Both binaries created in
 - `sha3/software/tests/bare/sha3-*.riscv`

chipyard-morning/ generators/ sha3/ software/ build.sh



Run SHA3 Tests

- Go back to sims/verilator
- make CONFIG=TutorialNoCConfig runbinary-hex BINARY=\$SHA3SW/sha3rocc.riscv
 - This is a one-line command
- The simulation should print some output, saying test passed successfully
- Compare sha3-rocc.riscv with sha3sw.riscv

chipyard-morning/
generators/
sims/verilator/



Try things on your own

- Change number of cores
 - WithNBigCores
- Change number/capacity of L2 banks
 - WithNBanks
 - WithInclusiveCache
- Change NoC topology
 - Uncomment the block to switch to a heterogeneous irregular NoC
 - Change dimensions of mesh
- Add/remove peripheral accelerators