## **FPGA** Prototyping

- James Dunn
- **UC Berkeley**
- dunn@eecs.berkeley.edu
- Slides adapted from Abraham Gonzalez



Berkeley Architecture Research



# Motivation

- FPGAs are a powerful tool!
- Many people have off the shelf FPGAs
- Chipyard use cases for FPGAs
  - HW simulation Use FireSim!
  - Interact with the real-world peripherals
  - Tapeout bringup platform











- Understand the basics of generating a bitstream
- Overview of the two supported platforms
- Example: Build and run Linux on a VCU118 FPGA w/ BOOM!
  - Build a pre-configured BOOM bitstream
  - Build Linux binary and start the prototype run
  - Interact with Linux!





## How things will work





#### Interactive Slide

"Follow Along"

Berkeley Architecture Research

**Explanation Slide** 

"What's happening?"

#### How things will work

![](_page_4_Picture_1.jpeg)

#### # command 1

> echo "Chipyard Rules!"

- # command 2
- > do\_this arg1 arg2

# // SOME COMMENT HERE class SmallBoomConfig extends Config( new WithTop ++ new WithBootROM ++ new boom.common.WithSmallBooms ++ new boom.common.WithNBoomCores(1) ++ new freechips.rocketchip.system.BaseConfig)

#### **Terminal Section**

**Inside-a-File Section** 

![](_page_4_Picture_9.jpeg)

![](_page_5_Picture_0.jpeg)

![](_page_5_Picture_1.jpeg)

#### **Getting Started**

![](_page_5_Picture_3.jpeg)

![](_page_6_Picture_0.jpeg)

![](_page_6_Picture_1.jpeg)

- Vivado installed and on your PATH
  - Tested with 2018.3 but should work for some other versions
- Fully setup Chipyard
  - All submodules initialized
  - A toolchain installed
- Basic understanding of Vivado
  - How to load a bitstream
  - How to connect to an FPGA

![](_page_6_Picture_10.jpeg)

![](_page_7_Picture_0.jpeg)

![](_page_7_Picture_1.jpeg)

- # return to Chipyard
- > cd ~/chipyard
- > ls
- # setup the repo to build fpga images
- > ./scripts/init-fpga.sh

Wrapper around `git submodule init` to clone the necessary FPGA collateral

![](_page_7_Picture_8.jpeg)

# **Directory Structure**

![](_page_8_Picture_1.jpeg)

![](_page_8_Figure_2.jpeg)

- Provided by SiFive
  - But extended and built upon by ADEPT students
  - Used in the SiFive Freedom platform
- Connects Rocket Chip SoCs to FPGAs
- Contains board and peripheral support
- Current FPGA support
  - VCU118
  - Arty A7

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/ tools/ chisel/ firrtl/ tests/ build.sbt

![](_page_9_Picture_10.jpeg)

![](_page_9_Picture_12.jpeg)

### Chipyard supported boards

# 

#### Xilinx Arty

![](_page_10_Picture_3.jpeg)

- Artix7 FPGA fits TinyRocketConfig
- UART, JTAG, QSPI flash for BootROM
- No backing DDR (yet), so does not boot Linux

#### Xilinx VCU118

![](_page_10_Picture_8.jpeg)

- Ultrascale FPGA fits large
   Rocket and BOOM configs
- UART, JTAG, DDR backing memory, SDCard boot BootROM
- Boots Linux

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ |src/ tools/ chisel/ firrtl/ tests/ build.sbt

![](_page_10_Picture_13.jpeg)

![](_page_11_Picture_0.jpeg)

![](_page_11_Picture_1.jpeg)

#### Build a VCU118 bitstream

![](_page_11_Picture_3.jpeg)

![](_page_12_Picture_0.jpeg)

Bitstreams

- Building a bitstream is similar to building a simulator binary in `sims/\*` but in `fpga/`
  - Converts Chisel to Verilog
  - Runs Verilog through Vivado to create a bitstream
- Target a specific configuration + FPGA

# build the BOOM config bitstream for VCU118
> make SUB\_PROJECT=vcu118 CONFIG=BoomVCU118Config
bitstream

![](_page_12_Picture_8.jpeg)

![](_page_12_Picture_9.jpeg)

![](_page_13_Picture_0.jpeg)

 Building a bitstream is similar to building a simulator binary in `sims/\*` but in `fpga/`

• Converts Chisel to Verilog

Bitstreams

- Runs Verilog through Vivado to create a bitstream
- Target a specific configuration + FPGA

# build the BOOM config bitstream for VCU118
> make SUB\_PROJECT=vcu118 CONFIG=BoomVCU118Config
bitstream

This will take a loooong time! It is generating the Verilog, and passing it to Vivado to create the bitstream

![](_page_13_Picture_8.jpeg)

![](_page_13_Picture_9.jpeg)

![](_page_14_Picture_0.jpeg)

![](_page_14_Picture_1.jpeg)

#### In the meantime...

![](_page_14_Picture_3.jpeg)

## Anatomy of an FPGA prototype

![](_page_15_Picture_1.jpeg)

![](_page_15_Figure_2.jpeg)

- HarnessBinders connect ChipTop IOs to FPGA specific ports given by FPGA-Shells
- TestHarness is associated with FPGA platform

src/main/scala/vcu118/ tools/ chisel/ firrtl/ tests/ build.sbt

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

class WithVCU118Tweaks extends Config(
 new WithUART ++

new WithSPISDCard ++

new WithDDRMem ++

new WithUARTIOPassthrough ++

new WithSPIIOPassthrough ++

new WithTLIOPassthrough ++

new WithDefaultPeripherals ++

new chipyard.config.WithTLBackingMemory ++

new WithSystemModifications ++

new chipyard.config.WithNoDebug ++

new freechips.rocketchip.subsystem.WithoutTLMonitors ++

new freechips.rocketchip.subsystem.WithNMemoryChannels(1))

class BoomVCU118Config extends Config(
 new WithFPGAFrequency(50) ++
 new WithVCU118Tweaks ++

new chipyard.MegaBoomConfig)

Default Chipyard configuration

![](_page_16_Picture_18.jpeg)

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

![](_page_17_Picture_3.jpeg)

- new WithSPISDCard ++
- new WithDDRMem ++
- new WithUARTIOPassthrough ++
- new WithSPIIOPassthrough ++
- new WithTLIOPassthrough ++
- new WithDefaultPeripherals ++
- new chipyard.config.WithTLBackingMemory ++
- new WithSystemModifications ++
- new chipyard.config.WithNoDebug ++
- new freechips.rocketchip.subsystem.WithoutTLMonitors ++
- new freechips.rocketchip.subsystem.WithNMemoryChannels(1))

class BoomVCU118Config extends Config(

new WithFPGAFrequency(50) ++

- new WithVCU118Tweaks ++
- new chipyard.MegaBoomConfig)

Set FPGA frequency in MHz

![](_page_17_Picture_20.jpeg)

class WithVCU118Tweaks extends Config(

new WithUART ++

new WithDDRMem ++

new WithSPISDCard ++

new WithUARTIOPassthrough ++

new WithSPIIOPassthrough ++

new WithTLIOPassthrough ++

new WithDefaultPeripherals ++

new WithSystemModifications ++

new chipyard.config.WithNoDebug ++

class BoomVCU118Config extends Config(

new chipyard.config.WithTLBackingMemory ++

new freechips.rocketchip.subsystem.WithoutTLMonitors ++

new freechips.rocketchip.subsystem.WithNMemoryChannels(1))

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

new WithVCU118Tweaks ++
new chipyard.MegaBoomConfig)

Link this configuration with the upper configuration fragment

new WithFPGAFrequency(50) ++

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

class WithVCU118Tweaks extends Config(

- new WithUART ++
- new WithSPISDCard ++
- new WithDDRMem ++
- new WithUARTIOPassthrough ++
- new WithSPIIOPassthrough ++
- new WithTLIOPassthrough ++
- new WithDefaultPeripherals ++
- new chipyard.config.WithTLBackingMemory ++
- new WithSystemModifications ++
- new chipyard.config.WithNoDebug ++
- new freechips.rocketchip.subsystem.WithoutTLMonitors ++
- new freechips.rocketchip.subsystem.WithNMemoryChannels(1))
- class BoomVCU118Config extends Config(
   new WithFPGAFrequency(50) ++
   new WithVCU118Tweaks ++
   new chipyard.MegaBoomConfig)
- Berkeley Architecture Research

#### Add IOBinders

![](_page_20_Picture_1.jpeg)

class WithVCU118Tweaks extends Config(

new WithUART ++

new WithSPISDCard ++

new WithDDRMem ++

- new WithUARTIOPassthrough ++
- new WithSPIIOPassthrough ++
- new WithTLIOPassthrough ++
- new WithDefaultPeripherals ++
- new chipyard.config.WithTLBackingMemory ++
- new WithSystemModifications ++
- new chipyard.config.WithNoDebug ++
- new freechips.rocketchip.subsystem.WithoutTLMonitors ++
- new freechips.rocketchip.subsystem.WithNMemoryChannels(1))

class BoomVCU118Config extends Config(
 new WithFPGAFrequency(50) ++
 new WithVCU118Tweaks ++
 new chipyard.MegaBoomConfig)

Add HarnessBinders

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

![](_page_21_Picture_1.jpeg)

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

- new WithUART ++
- new WithSPISDCard ++
- new WithDDRMem ++
- new WithUARTIOPassthrough ++
- new WithSPIIOPassthrough ++
- new WithTLIOPassthrough ++
- new WithDefaultPeripherals ++
- new chipyard.config.WithTLBackingMemory ++
- new WithSystemModifications ++
- new chipyard.config.WithNoDebug ++
- new freechips.rocketchip.subsystem.WithoutTLMonitors ++
- new freechips.rocketchip.subsystem.WithNMemoryChannels(1))

```
class BoomVCU118Config extends Config(
   new WithFPGAFrequency(50) ++
   new WithVCU118Tweaks ++
   new chipyard.MegaBoomConfig)
```

![](_page_21_Picture_17.jpeg)

#### Setup params for UART/SPI peripherals and DDR

class WithVCU118Tweaks extends Config(

new WithUART ++

new WithDDRMem ++

new WithSPISDCard ++

new WithUARTIOPassthrough ++

new WithSPIIOPassthrough ++

new WithDefaultPeripherals ++

new WithSystemModifications ++

new WithTLIOPassthrough ++

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/main/scala/vcu118/ Configs.scala tools/ chisel/ firrtl/ tests/ build.sbt

**B**erkeley **A**rchitecture **R**esearch

Setup buses, use SDCard bringup bootrom, set memory size, and more

new chipyard.config.WithNoDebug ++

new chipyard.config.WithTLBackingMemory ++

new freechips.rocketchip.subsystem.WithoutTLMonitors ++

new freechips.rocketchip.subsystem.WithNMemoryChannels(1))

class BoomVCU118Config extends Config(
 new WithFPGAFrequency(50) ++
 new WithVCU118Tweaks ++
 new chipyard.MegaBoomConfig)

![](_page_23_Picture_0.jpeg)

![](_page_23_Picture_1.jpeg)

#### **Building Linux for FPGA prototypes**

![](_page_23_Picture_3.jpeg)

#### Using FireMarshal to build Linux

![](_page_24_Picture_1.jpeg)

- Later in the tutorial we will go into more depth on FireMarshal
  - A unified workload generation tool used across Chipyard

# navigate to firemarshal (assuming pre-setup)
> cd chipyard/software/firemarshal

```
# configure firemarshal for fpga prototypes
> echo "board-dir : 'boards/prototype'" > marshal-config.yaml
```

```
# build linux with initramfs
```

```
> ./marshal -v -d build br-base.json
```

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/ software/ firemarshal/ tests/ build.sbt

![](_page_24_Picture_9.jpeg)

# Using FireMarshal to build Linux

![](_page_25_Picture_1.jpeg)

chipyard/

generators/

boom/

sha3/

sims/

fpga/

src/

software/

sts/

ild.sbt

rocket-chip/

verilator/

fpga-shells/

firemarshal/

- Later in the tutorial we will go into more depth on FireMarshal
  - A unified workload generation tool used across Chipyard

```
# navigate to firemarshal (assuming pre-setup)
> cd chipyard/software/firemarshal
# configure firemarshal for fpga prototypes
> echo "board-dir : 'boards/prototype'" > marshal-config.yaml
# build linux with initramfs
> ./marshal -v -d build br-base.json
All collateral will be located in the
`images/` area of the `firemarshal/`
directory
```

#### > ls images/

![](_page_25_Picture_6.jpeg)

## Putting Linux onto VCU118 SDCard

- By default the VCU118 platform loads binaries from a PMOD SDCard
- We need to flatten (i.e. remove the DRAM offset) of the output binary before loading it into SDCard

# flatten output linux binary to load on SDCard
> ./marshal -v -d install -t prototype br-base.json

![](_page_26_Picture_4.jpeg)

![](_page_26_Picture_5.jpeg)

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/ software/ firemarshal/ tests/ build.sbt

. . . . . .

# Putting Linux onto VCU118 SDCard

- Next, we need to put the binary onto a pre-setup SDCard
  - Contains 2 partitions; one to store the binary, one to store a filesystem to access from the DUT
  - SDCard setup instructions: <u>chipyard.readthedocs.io/en/1.5.0/Prototyping/VCU118.html</u> <u>#setting-up-the-sdcard</u>

# move flattened binary to SDCard 1<sup>st</sup> partition (/dev/sdc1 an ex)
> sudo dd if=\$PWD/images/br-base-bin-nodisk-flat of=/dev/sdc1

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/ software/ firemarshal/ tests/ build.sbt

![](_page_27_Picture_6.jpeg)

.....

![](_page_28_Picture_0.jpeg)

![](_page_28_Picture_1.jpeg)

#### Programming the FPGA and Running Linux

![](_page_28_Picture_3.jpeg)

#### Last steps

- Use Vivado to program the FPGA with the bitstream
  - Either can use GUI or CLI
  - Bitstream fpga/generated-src/<NAME>/obj/\*.bit`
- Plug in the SDCard and connect to the serial port
  - Might need to reset the DUT using CPU\_RESET button

# connect to serial port (in this case called ttyUSB1)
> screen -S FPGA\_UART\_CONSOLE /dev/ttyUSB1 115200

chipyard/ generators/ rocket-chip/ boom/ sha3/ sims/ verilator/ fpga/ fpga-shells/ src/ generated-src/ software/ firemarshal/ tests/ build.sbt

![](_page_29_Picture_9.jpeg)

#### Finding the CPU\_RESET

![](_page_30_Figure_1.jpeg)

![](_page_30_Picture_2.jpeg)

![](_page_31_Picture_0.jpeg)

![](_page_31_Picture_1.jpeg)

#### That's it! Demo time!

![](_page_31_Picture_3.jpeg)

![](_page_32_Picture_0.jpeg)

#### Conclusion

- Future Updates
  - More FPGAs supported
  - Full behavior simulation of prototype at board level
  - More peripherals
  - Better SW support
- Used internally at Berkeley
  - Real world interaction
  - Bringup Platform
  - Education
  - Outreach!

![](_page_33_Figure_13.jpeg)

![](_page_33_Picture_14.jpeg)

![](_page_34_Picture_0.jpeg)

![](_page_34_Picture_1.jpeg)

#### Coming up... FireSim Introduction

![](_page_34_Picture_3.jpeg)