

An Open-Source Platform for Scalable FPGA-Accelerated Hardware Simulation in the Cloud

https://fires.im




Sagar Karandikar, David Biancolin, Alon Amid, Albert Magyar, Howard Mao, Nathan Pemberton, Albert Ou, Randy Katz, Borivoje Nikolić, Jonathan Bachrach, Krste Asanović





The Non Recurring Engineering (NRE) Cost Barrier



- NRE is a huge barrier to building chips
- Many sources; death by a thousand cuts
- → Requires a large community effort

Focus of this talk:

FireSim as an enabler of better *full-system* simulation for pre-silicon

- Verification
- Validation
- Software development



Source: IBS



Want HW simulators that:

- Are as fast as silicon
- Are as detailed as silicon
- Have all the benefits of SW-based simulators
- Are low-cost

Our Thesis:


- FPGAs are the only viable basis technology
- → Build *FPGA-accelerated* simulators with SW-like flexibility using an *open-source* tool





Useful Trends Throughout the Stack

Berkeley Architecture Research





FireSim at 35,000 feet

- Open-source, fast, automatic, deterministic FPGA-accelerated hardware simulation for pre-silicon verification and performance validation
- Ingests:
 - Your RTL design (FIRRTL, either via Chisel or Verilog via Yosys*)
 - Or included designs—Rocket Chip, BOOM, NVDLA, PicoRV32, and growing
 - HW and/or SW IO models (e.g. UART, Ethernet, DRAM, etc.)
 - Workload descriptions
- Produces:
 - Fast, cycle-exact, scalable simulation of your design + models around it
 - Automatically deployed to cloud FPGAs (AWS EC2 F1)
- [1] S. Karandikar et. al., "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud." ISCA 2018
- [4] S. Karandikar et. al., "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud." IEEE Micro Top Picks 2018





Three Distinguishing Features of FireSim

- 1) Not FPGA prototypes, rather FPGA-accelerated simulators
 - Akin to commercial co-simulation platforms
- 2) Uses cloud FPGAs
 - Inexpensive, elastic supply of large FPGAs
 - Easy to collaborate between software/hardware developers and between researchers
 - Heavy automation to hide FPGA complexity

And of course...

3) Open-source (https://fires.im)





Why is FPGA Prototyping insufficient?

Taped-out SoC Design

RTL taped-out 1 GHz

DRAM
100ns
latency

SoC sees 100 cycle DRAM latency

FPGA Prototyping

RTL on FPGA 100 MHz

DRAM 100ns latency

SoC sees 10 cycle DRAM latency





The Difficulty with FPGA Prototypes

- Every FPGA clock executes one cycle of the simulated machine
- Exposes latencies of FPGA resources to the simulated world.

Three implications:

- 1) FPGA resources may not be an accurate model (ex. previous slide)
- 2) Simulations are non-deterministic
- 3) Different host FPGAs produce different simulation results






Separating Target and Host

Target: the machine under simulation

RTL taped-out 100ns latency

Closed simulation world.

Host: the machine executing (hosting) the simulation








Separating Target and Host

Target: the machine under simulation

RTL taped-out 100ns latency

Closed simulation world.


Host: the machine executing (hosting) the simulation








FireSim Generates FPGA-Hosted Simulators





Host Decoupling in FireSim: Transforming the Target

1) Convert RTL into a latency-insensitive [19] model using FIRRTL transform




- 2) Generate FPGA-hosted model for DRAM [3] (think DRAMSim on an FPGA)
- 3) Generate queues (token channels) to connect the target models





Host Decoupling in FireSim: Mapping to the FPGA



SoC sees realistic DRAM latency





Benefits of Host Decoupling on FPGAs

Simulations:

- Execute deterministically
- Produce identical results on different hosts (FPGAs & CPUs)

This enables support for:

- 1. SW co-simulation (e.g. block device, network models)
- 2. Simulating large targets over distributed hosts (FireSim, ISCA '18)
- 3. Non-invasive debugging and instrumentation (DESSERT, FPL '18)






What Can You Do With FireSim?





Simulating a datacenter-scale system

- Scale-out simulation
 - Model hardware at scale, cycle-accurately
 - Run real software
- RTL and abstract SW model co-simulation
- Server Simulations
 - Good fit for the FPGA
 - We have tapeout-proven RTL: FAME-1 transform w/Golden Gate
- Network simulation
 - Little parallelism in switch models (e.g. a thread per port)
 - Need to coordinate all the distributed server simulations
 - So use CPUs + host network








How-to-build a *datacenter-scale*FireSim simulation

- [1] S. Karandikar et. al., "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud." ISCA 2018
- [4] S. Karandikar et. al., "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud." IEEE Micro Top Picks 2018





Step 1: Server SoC in RTL



Modeled System

- 4x RISC-V Rocket Cores @ 3.2 GHz
- 16K I/D L1\$
- 256K Shared L2\$
- 200 Gb/s Eth. NIC

Resource Util.


- < ¼ of an FPGA

Sim Rate

- N/A




Step 1: Server SoC in RTL





Step 2: FPGA Simulation of one server blade



Modeled System

- 4x RISC-V Rocket Cores @ 3.2 GHz
- 16K I/D L1\$
- 256K Shared L2\$
- 200 Gb/s Eth. NIC
- 16 GB DDR3

Resource Util.

- < ¼ of an FPGA
- ¼ Mem Chans

Sim Rate

- -~150 MHz
- ~40 MHz (netw)




Step 2: FPGA Simulation of one server blade





Step 2: FPGA Simulation of one server blade



- 4x RISC-V Rocket Cores @ 3.2 GHz
- 256K Shared L2\$

- ~40 MHz (netw)




Step 3: FPGA Simulation of 4 server blades

Cost:

\$0.49 per hour (spot)

\$1.65 per hour (on-demand)



Modeled System

- 4 Server Blades
- 16 Cores
- 64 GB DDR3

Resource Util.

- < 1 FPGA
- 4/4 Mem Chans


Sim Rate

- ~14.3 MHz (netw)



Step 3: FPGA Simulation of 4 server blades

FPGA 4 Sims)



FPGA (4 Sim

Modeled System

- 4 Server Blades
- 16 Cores
- 64 GB DDR3

Resource Util.

- < 1 FPGA
- 4/4 Mem Chans

Sim Rate

- ~14.3 MHz (netw)




Step 4: Simulating a 32 node rack



\$2.60 per hour (spot)

\$13.20 per hour (on-demand)



Modeled System

- 32 Server Blades
- 128 Cores
- 512 GB DDR3
- 32 Port ToR Switch
- 200 Gb/s, 2us links

Resource Util.

- 8 FPGAs =
- 1x f1.16xlarge

Sim Rate

- ~10.7 MHz (netw)




Step 4: Simulating a 32 node rack



\$2.60 per hour (spot)

\$13.20 per hour (on-demand)



Modeled System

- 32 Server Blades
- 128 Cores
- 512 GB DDR3
- 32 Port ToR Switch
- 200 Gb/s, 2us links

Resource Util.


- 8 FPGAs =
- 1x f1.16xlarge

Sim Rate

- ~10.7 MHz (netw)



Step 4: Simulating a 32 node rack



Modeled System

- 32 Server Blades
- 128 Cores
- 512 GB DDR3
- 32 Port ToR Switch
- 200 Gb/s, 2us links

Resource Util.


- 8 FPGAs =
- 1x f1.16xlarge

Sim Rate

- ~10.7 MHz (netw)



Step 5: Simulating a 256 node "aggregation pod"



Modeled System

- 256 Server Blades
- 1024 Cores
- 4 TB DDR3
- 8 ToRs, 1 Aggr
- 200 Gb/s, 2us links

Resource Util.


- 64 FPGAs =
- 8x f1.16xlarge
- 1x m4.16xlarge

Sim Rate

-~9 MHz (netw)



Step 5: Simulating a 256 node "aggregation pod"



Modeled System

- 256 Server Blades
- 1024 Cores
- 4 TB DDR3
- -8 ToRs, 1 Aggr
- 200 Gb/s, 2us links

Resource Util.


- 64 FPGAs =
- 8x f1.16xlarge
- 1x m4.16xlarge

Sim Rate

-~9 MHz (netw)



Step 6: Simulating a 1024 node datacenter



Aggregation Pod

Aggregation Pod

Modeled System

- 1024 Servers
- 4096 Cores
- 16 TB DDR3
- 32 ToRs, 4 Aggr, 1 Root
- 200 Gb/s, 2us links

Resource Util.


- 256 FPGAs =
- 32x f1.16xlarge
- 5x m4.16xlarge

Sim Rate

- ~6.6 MHz (netw)




Step 6: Simulating a 1024 node datacenter






Experimenting on a 1024 Node Datacenter



	50 th %-ile (us)
Cross-ToR	79.3



Aggregation Pod


Aggregation Pod





Reproducing tail latency effects from deployed clusters

• Leverich and Kozyrakis show effects of thread-imbalance in memcached in EuroSys '14 [3]




From [3], under thread imbalance, we expect:


- 1) **Median latency** to be *unchanged*
- 2) **Tail latency** to *increase* drastically

6

Reproducing tail latency effects from deployed clusters

• Let's run a similar experiment on an 8 node cluster in FireSim:








Reproducing tail latency effects from deployed clusters

• Let's run a similar experiment on an 8 node cluster in FireSim:

Alon will show you how to run networked experiments at 4:15pm



4 threads, 50th percentile





Reproducing tail latency effects from deployed clusters

• Let's run a similar experiment on an 8 node cluster in FireSim:

Nathan will show you how to automatically build complex workloads at 2:00pm

4 threads, 50th percentile

Oueries Per Second





Open-Source






Productive Open-Source FPGA Simulation

- github.com/firesim/firesim, BSD Licensed
- An "easy" button for fast, FPGA-accelerated fullsystem simulation, including single-node designs
 - Plug in your own RTL designs, your own HW/SW models
 - One-click: Parallel FPGA builds, Simulation run/result collection, building target software
 - Scales to a variety of use cases:
 - Networked (performance depends on scale)
 - Non-networked (150+ MHz), limited by your budget
- firesim command line program
 - Like docker or vagrant, but for FPGA sims
 - User doesn't need to care about distributed magic happening behind the scenes










Productive Open-Source FPGA Simulation

- Scripts can call firesim to fully automate distributed FPGA sim
 - Reproducibility: included scripts to reproduce ISCA 2018 results
 - e.g. scripts to automatically run
 SPECInt2017 reference inputs in ≈1 day
 - Many others
- 100+ pages of documentation: https://docs.fires.im
- AWS provides grants for researchers:

https://aws.amazon.com/grants/

\$ cd fsim/deploy/workloads
\$./run-all.sh







What about *non-datacenter* targets?





Example use case: Evaluating SoC Designs w/SPEC

Get SPECInt2017 results w/reference inputs on Rocket Chip (or other CPU design) within a day:

- Automatically using 10 or 11 FPGAs in parallel for intrate or intspeed
- FireSim manager takes care of all the heavy lifting/tedious management

What does it take to run SPECInt2017 rate on 10 rocket chips with FireSim?





Example use case: Evaluating SoC Designs w/SPEC

Get SPECInt2017 results w/reference inputs on Rocket Chip (or other CPU design) within a day:

- Automatically using 10 or 11 FPGAs in parallel for intrate or intspeed
- FireSim manager takes care of all the heavy lifting/tedious management

What does

cd firesin

make specifiresim
firesim -

Albert will show you how to run SPEC17 quickly at 2:30pm

bmark ances

FPGAs





Benchmarks	Insn	s (T)	D\$ N	1PKI	I\$ MPKI		
perlbench	2.98	2.99	9.0	8.9	10.0	10.1	
gcc	2.43	1.35	36.6	29.5	9.7	11.1	
mcf	1.60	0.91	97.9	80.9	0.1	0.1	
omnetpp	1.11	1.11	56.9	56.6	9.3	10.4	
xalancbmk	1.21	1.21	62.9	62.9	7.9	7.6	
x264	4.55	4.55	3.0	3.0	2.9	3.0	
deepsjeng	2.51	2.14	8.7	8.2	15.4	15.3	
leela	2.59	2.59	5.8	5.8	1.5	1.5	
exchange2	3.24	3.24	0.0	0.0	0.1	0.1	
XZ	9.41	2.25	19.8	15.7	0.2	0.1	

Table 5: Dynamic instruction counts and L1 MPKIs of SPEC2017int rate and speed (single threaded), respectively.








Figure 5: Target-execution time of SPEC2017 intspeed and intrate (4 copies) with reference inputs for DRAM models with and without refresh enabled. Runtime is normalized to that of a single-cycle memory system. LLCs, if present, are 256 KiB and 1 MiB large for intspeed and intrate respectively and are 8-way set associative.








Figure 6: Speedup in SPEC2017 intspeed (reference inputs) vs LLC model size. All caches are 8-way set associative.





		perlbench	gcc	mcf	omnetpp xalancbmk x264		deepsjeng leela		exchange2 xz		
	Model Type	hr f	hr f	hr f	hr f	hr f	hr f	hr f	hr f	hr f	hr f
bee	Single Cycle									6.9 153	50.5 90
	FCFS-256KB	14.7 100	20.8 91	25.6 102	14.1 86	14.5 88	13.1 125	13.6 91	8.6 121	6.9 153	
	FCFS	14.7 126	20.9 113	25.7 112	14.3 119	14.7 118	13.2 137	13.6 117	8.7 135	7.0 152	52.1 110
Rate	Single Cycle	31.6 50	28.5 38	33.3 36	37.1 35	36.6 37	20.8 79	25.8 44	14.9 73	7.0 151	22.6 51
	FRFCFS-1MB	31.2 54	24.4 57	23.9 72	32.5 49	31.4 54	20.4 84	24.8 48	14.3 78	7.1 150	20.7 62
	FRFCFS	21.6 111	19.6 98	20.2 104	27.3 96		15.9 125			7.0 152	16.4 107

Table 6: Simulation times (hours) and rates (f, MHz) for SPEC2017 intspeed and intrate (four copies) running on single and quad-core Rocket Chip targets. In all cases, the FPGA-host frequency is 160 MHz.




Figure 7: CPI, D\$ MPKI, and row buffer and LLC hit rates running 641.leela_s with on Rocket with 256 KiB of LLC and a FCFS MAS model. These plots use a rolling average of 10 samples spaced a billion cycles apart.





FireSim Internals – Debugging

How do we introspect on FPGA-simulated designs for correctness?





FireSim Debugging Tools

- Assertion Synthesis, Print Synthesis from DESSERT [2]
 - Common software debugging primitives
 - Automatic integration with simulation host
 - Assertions helped identify BOOM bugs trillions of cycles into execution
- AutoILA: Easy-to-use Integrated Logic Analyzer (ILA) support
 - User annotates interesting signals in the target design Chisel
 - Rest of the wiring is automatic
 - Use standard Vivado tools to control/collect data from ILA
- TraceRV Bridge: Rapidly Log RISC-V CPU State to Disk
 - instruction address, raw instruction bits, privilege level, exception/interrupt status and cause, valid signal





FireSim Debugging Tools

- Assertion Synthesis, Print Synthesis from DESSERT [2]
 - Common software debugging primitives
 - Automatic integration with simulation host
- Au Alon will show you how to use these at 3:30pm
- TraceRV Bridge: Rapidly Log RISC-V CPU State to Disk
 - instruction address, raw instruction bits, privilege level, exception/interrupt status and cause, valid signal





Features we won't have time to cover





Integrating Verilog designs

- Simulating Verilog designs with clock-gating FAME-1
 - NVIDIA Deep Learning Accelerator (NVDLA) added to Rocket Chip in FireSim
 - See: [9] F. Farshchi, et. al. Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim. EMC2'19)
 - HLS-generated accelerators added to Rocket Chip in FireSim
 - See: [5] Q. Huang, et. al. Centrifuge: Evaluating full-system HLS-generated heterogenous-accelerator SoCs using FPGA-Acceleration. ICCAD'19
- Simulating Verilog designs with Yosys to FIRRTL compiler
 - PicoRV32 successfully simulated in FireSim using Yosys FIRRTL compiler
 - Verilog, RV32IMC, https://github.com/cliffordwolf/picorv32
 - Current work on automating and generalizing the process
 - Open-sourcing in mainline FireSim soon




What if my design doesn't fit on one FPGA? Golden Gate: an optimizing compiler for simulators





Berkeley Architecture Research





Lots of other features that we'll go through next

```
13:00 - 13:30: FireSim Introduction - Sagar
```

13:30 – 14:00: Building Hardware Designs in FireSim - David

14:00 – 14:30: Building Software Workloads in FireSim - Nathan

14:30 – 15:00: Running a FireSim Simulation: Password Cracking on a RISC-V

SoC with SHA-3 Accelerators and Linux - Albert

15:00 – 15:30: Coffee break

15:30 – 16:15: Instrumenting and Debugging FireSim-Simulated Designs - Alon

16:15 – 16:55: FireSim Multi-FPGA Networked Simulation - Alon

16:55 – 17:00: Conclusion - Alon





Wrapping-up: Growing FireSim Community!

- Companies publicly announced using FireSim
 - Esperanto Maxion ET
 - Intensivate IntenCore
- Projects with public FireSim support
 - Rocket Chip, BOOM
 - Hwacha Vector Accelerator [11]
 - Keystone Secure Enclave [12]
 - https://github.com/keystone-enclave/keystone-firesim
 - NVIDIA Deep Learning Accelerator (NVDLA) [9]
 - https://github.com/nvdla/firesim-nvdla
 - https://devblogs.nvidia.com/nvdla/
 - BOOM Spectre replication/mitigation [10]
 - More in-progress! PR yours!


- First academic users
 - ISCA '18: Maas et. al. HW-GC Accelerator (Berkeley)
 - MICRO '18: Zhang et. al. "Composable Building Blocks to Open up Processor Design" (MIT)
 - Latest list @ https://fires.im/publications/#userpapers
- CCC/RV Summit tutorials
 - > 200 attendees
- Used in Berkeley's CS152/252 Sp. 19
- More than 80 mailing list members
- More than 130 unique cloners per week

FireSim ISCA'18 paper selected as an IEEE Micro Top Pick of 2018 Arch. Confs and as the CACM Research Highlights Nominee from ISCA'18



FireSim Recap

- We can simulate scalable-systems built on arbitrary RTL at unprecedented scale
 - + Mix software models when desired
- Simulation is automatically built and deployed
- Automatically deploy real workloads and collect results
- Open-source, runs on Amazon EC2 F1, no capex
- Actively developed at UCB-BAR





FireSim Papers

- [1] Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanović. "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud". In proceedings of the 45th ACM/IEEE International Symposium on Computer Architecture (ISCA'18), Los Angeles, CA, June 2018. Selected as one of IEEE Micro's "Top Picks from Computer Architecture Conferences, 2018". https://sagark.org/assets/pubs/firesim-isca2018.pdf
- [2] Donggyu Kim, Christopher Celio, Sagar Karandikar, David Biancolin, Jonathan Bachrach, and Krste Asanović. "DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of cycles". In proceedings of the 28th International Conference on Field Programmable Logic & Applications (FPL 2018), Dublin, Ireland, August 2018. https://sagark.org/assets/pubs/DESSERT-fpl2018.pdf
- [3] David Biancolin, Sagar Karandikar, Donggyu Kim, Jack Koenig, Andrew Waterman, Jonathan Bachrach, Krste Asanović. **"FASED: FPGA-Accelerated Simulation and Evaluation of DRAM".** In proceedings of the 27th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Seaside, CA, February 2019. https://people.eecs.berkeley.edu/~biancolin/papers/fased-fpga19.pdf
- [4] Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanović. "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud". IEEE Micro, vol. 39, no. 3, pp. 56-65, (Micro Top Picks 2018 Issue). May-June 2019. https://sagark.org/assets/pubs/firesim-micro-top-picks2018.pdf
- [5] Qijing Huang, Christopher Yarp, Sagar Karandikar, Nathan Pemberton, Benjamin Brock, Liang Ma, Guohao Dai, Robert Quitt, Krste Asanović, and John Wawrzynek. "Centrifuge: Evaluating full-system HLS-generated heterogenous-accelerator SoCs using FPGA-Acceleration". In proceedings of the 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, November 2019. https://people.eecs.berkeley.edu/~qijing.huang/Centrifuge ICCAD.pdf
- [6] Albert Magyar, David T. Biancolin, Jack Koenig, Sanjit Seshia, Jonathan Bachrach, Krste Asanović, "Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes". In proceedings of the 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, November 2019. https://people.eecs.berkeley.edu/~biancolin/papers/goldengate-iccad19.pdf





FireSim User Papers

- [7] Martin Maas (UC Berkeley), Krste Asanović (UC Berkeley), John Kubiatowicz (UC Berkeley). "A Hardware Accelerator for Tracing Garbage Collection". In proceedings of the 45th ACM/IEEE International Symposium on Computer Architecture (ISCA'18), Los Angeles, CA, June 2018. https://adept.eecs.berkeley.edu/wp-content/uploads/2018/06/A-Hardware-Accellerator-for-tracing-garbage-Collection-Maas-6-2018.pdf
- [8] Sizhuo Zhang (MIT), Andrew Wright (MIT), Thomas Bourgeat (MIT), Arvind (MIT). "Composable Building Blocks to Open up Processor Design". In proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'18), Fukuoka, Japan, October 2018. https://people.csail.mit.edu/szzhang/paper/micro2018.pdf
- [9] Farzad Farshchi (University of Kansas), Qijing Huang (UC Berkeley) and Heechul Yun (University of Kansas). "Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim". In proccedings of The 2nd Workshop on Energy Efficient Machine Learning and Cognitive Computing for Embedded Applications, at HPCA 2019, Washington D.C., February 2019. https://www.emc2-workshop.com/assets/docs/hpca-19/paper3.pdf
- [10] Abraham Gonzalez, Ben Korpan, Jerry Zhao, Ed Younis and Krste Asanović. "Replicating and Mitigating Spectre Attacks on a Open Source RISC-V Microarchitecture". In proceedings of the Third Workshop on Computer Architecture Research with RISC-V (CARRV 2019), at ISCA 2019, Phoenix, AZ, June 2019. https://carrv.github.io/2019/papers/carrv2019 paper 5.pdf
- [11] Alon Amid, Albert Ou, Krste Asanović and Borivoje Nikolić. "Nested-Parallelism PageRank on RISC-V Vector Multi-Processors". In proceedings of the Third Workshop on Computer Architecture Research with RISC-V (CARRV 2019), at ISCA 2019, Phoenix, AZ, June 2019. https://carrv.github.io/2019/papers/carrv2019_paper_8.pdf
- [12] Dayeol Lee, David Kohlbrenner, Shweta Shinde, Dawn Song, Krste Asanović. "Keystone: An Open Framework for Architecting TEEs". Arxiv Preprint.





Questions?



Web: https://fires.im

Docs: https://docs.fires.im

GitHub: https://github.com/firesim/firesim/

Mailing List:

https://groups.google.com/forum/#!forum/firesim



<u>@firesimproject</u>

Email: sagark@eecs.berkeley.edu

Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number DE-AR0000849, and by DARPA, Award Number HR0011-12-2-0016. Research was also partially funded by ADEPT Lab industrial sponsors and affiliates Intel, Apple, Futurewei, Google, and Seagate, and RISE Lab sponsor Amazon Web Services. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

The information, data, or work presented herein was funded in part by the Advanced





Other References

- [12] Peter X. Gao, Akshay Narayan, Sagar Karandikar, Joao Carreira, Sangjin Han, Rachit Agarwal, Sylvia Ratnasamy, and Scott Shenker. 2016. Network requirements for resource disaggregation. OSDI'16
- [13] Y. Lee et al., "An Agile Approach to Building RISC-V Microprocessors," in IEEE Micro, vol. 36, no. 2, pp. 8-20, Mar.-Apr. 2016.
- [14] Jacob Leverich and Christos Kozyrakis. Reconciling high server utilization and sub-millisecond quality-ofservice. EuroSys '14
- [15] Zhangxi Tan, Zhenghao Qian, Xi Chen, Krste Asanovic, and David Patterson. DIABLO: A Warehouse-Scale Computer Network Simulator using FPGAs. ASPLOS '15
- [16] Tan, Z., Waterman, A., Cook, H., Bird, S., Asanović, K., & Patterson, D. A case for FAME: FPGA architecture model execution. ISCA '10
- [17] Evaluation of RISC-V RTL Designs with FPGA Simulation. Donggyu Kim, Christopher Celio, David Biancolin, Jonathan Bachrach and Krste Asanovic. CARRV '17.
- [18] Donggyu Kim, Adam Izraelevitz, Christopher Celio, Hokeun Kim, Brian Zimmer, Yunsup Lee, Jonathan Bachrach, and Krste Asanović. Strober: fast and accurate sample-based energy simulation for arbitrary RTL. ISCA '16
- [19] L. P. Carloni, K. L. McMillan and A. L. Sangiovanni-Vincentelli, "Theory of latency-insensitive design," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1059-1076, Sept. 2001.

