Hammer VLSI Flow

- John Wright
- UC Berkeley
- johnwright@berkeley.edu



Berkeley Architecture Research



Tutorial Roadmap





Agenda

- VLSI flow
- Challenges in VLSI flows
- Hammer physical design flow principles
- How to use Hammer
- Demo SHA3 accelerator physical design flow



VLSI for Real Hardware





Remember this slide from the introduction?

Real hardware requires VLSI work!

An "Advertised" VLSI Flow



шш

မှ E

An "Advertised" VLSI Flow



шш

A Real VLSI Flow



RTL is ready	Foundry delivers PDK tarball	Unzip PDK; Slowly discover there are missing CAD-tool- specific files	Send a few emails to the foundry	Download a new PDK
Power strap spec doesn't meet DRC, causes LVS problems	Finally start place- and-route	Iterate on synthesis for a week	Find out you are using the wrong time units and standard cell library	Try running synthesis
Fix power straps; Discover some standard cells have DRC problems when abutted	Fix DRC problems; continue with place- and-route; discover the design misses timing	Spend a while fixing a timing path in the RTL, while noting what went wrong with the tool	Fix timing paths; tape out a chip	Switch to a new foundry and CAD vendor; throw all this work away



A Real VLSI Flow



Tool

Concerns

- The physical design (VLSI) flow must be rebuilt for each project
- Overhead compounded by
 - Changing CAD tool vendors
 - Commands change. Features work/ don't work
 - File formats / library locations
 - Using a new process technology
 - SRAMs (compiled/pre-generated?)
 - New DRC rules
 - Changing the design itself
 - Floorplanning / power / clock



Why So Complicated?

- Designs are getting bigger and more complex
- EDA industry evolution
 - EDA tools evolve bottom-up through patches and acquisitions
 - No [real] common exchange formats or APIs
- All physical design concerns mixed together





Berkeley Architecture Research

Why So Complicated?

- Designs are getting bigger and more complex
- EDA industry evolution
 - EDA tools evolve bottom-up through patches and acquisitions
 - No [real] common exchange formats or APIs
- All physical design concerns mixed together





• Hammer neips simp

Problem: Hierarchical isn't "Free"

- Floorplanning is complicated
 - Alignment of power straps, placement sites, and pins
- Tools want physical and logical hierarchies to match
 - How to determine logical hierarchy?
- Constraining timing on the I/O boundaries
- Hammer helps simplify hierarchical flows

Hierarchical Design

- Why hierarchical physical design?
 - Modern chips are complex w/ prohibitively large place-and-route time
 - Divide-and-conquer alleviates this problem



Top



Why So Complicated?

- Designs are getting bigger and more complex
- EDA industry evolution
 - EDA tools evolve bottom-up through patches and acquisitions
 - No [real] common exchange formats or APIs
- All physical design concerns mixed together





Some TCL code...



• Consider a hypothetical power strap creation command:

<pre>set some_proprietary_option</pre>	<mark>M1</mark>				
<pre>set some_other_proprietary_</pre>	option <mark>M3</mark>				
create_power_stripes -nets	{VSS VDD}	-layer <mark>M</mark>	<mark>2</mark> -direction	vertical \	
-via_start <mark>M1</mark> -via_stop <mark>M</mark>	<mark>13</mark> -group_1	pitch <mark>43.</mark>	<mark>200</mark> -spacing	<mark>0.216</mark> -width	0.936 \
-area [get_bbox -of <mark>Modul</mark>	.eABC] \				
<mark>-start</mark> [expr [lindex [lin	dex [<mark>get_</mark>]	bbox -of	ModuleABC] 0]	0] <mark>+ 1.234</mark>]	

- # Repeat for each layer!
- Writing a line of TCL to place power straps contains:
 - The command itself and its options (tool-specific)
 - DRC-clean spacing, width, and direction information (technology-specific)
 - Group pitch, domain, floorplan information (design-specific)

Hammer "Separation of Concerns"



- Solution: Add a layer of abstraction
- Three categories of flow input
 - Design-specific
 - Tool/Vendor-specific
 - Technology-specific
- Hammer Goal: specify all three separately
 - Allow reusability
 - Allow for multiple "small" experts instead of a single "super" expert
 - Build abstractions/APIs on top

Design:

- Floorplan
- Clocks
- Hierarchy

Tool:

- In/out files
- TCL code
- Tech. file formats

Tech.:

- SRAMs
- Std. cells
- Stack-up
- Power straps

Design Concerns

- Floorplan
 - Physical hierarchy
 - Placement constraints
 - Pin constraints
- Clock constraints: frequencies, pin delays, etc.
- Design modifications: retiming, scan insertion, etc.
- Solution: Store these in an Intermediate Representation (IR)
 - Emit from high-level input source
 - Consume by hammer to produce TCL commands and perform quality checks
 - Need tool plugins to know what TCL to write!





Site-level problems Installation path, license servers, tool versions

- Allow these to be overridden by configuration files
- TCL command interface
 - Not standardized between vendors!
 - No commitment to preserve API across versions!
- Solution: Implement Python methods that emit TCL
 - Some implement standard Hammer "steps"
 - Some can be vendor-specific steps
- Solution: Codify in a "Tool Plugin"

16

Tool Concerns





Separated

Technology Concerns

• PDK

- Install directory
- Technology files
- Standard cells, SRAMs, other IP
- Available PVT (Process/Voltage/Temperature) corners
- Technology-specific TCL commands/snippets
 - Include python methods that are included in the flow
- Solution: Codify in a "Technology Plugin"







Hammer IR

- Hammer IR codifies design information
- Also can override tech- and tool-specific settings
- Can be JSON or YAML (preferred)

Architecture Research

• "Namespaces" separate categories of settings (e.g. vlsi.core)

```
# Specify clock signals vlsi.inputs.clocks: [
    {name: "clock", period: "lns", uncertainty: "0.lns"}
]
# Generate Make include to aid in flow
vlsi.core.build_system: make
# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
    {pins: "*", layers: ["M5", "M7"], side: "bottom"}
```



Separated

Concerns

Tech.

Tool

Design

- To specify power straps, need to know:
 - DRC rules
 - Target power dissipation
 - IR drop spec
 - Domain areas
- Hierarchical also adds physical constraints:
 - Tiled modules require pitch-matching
 - Easy to make mistakes when reworking







- Don't make the designer do math
 - Codify design process in tech- and tool-agnostic code
- Method:
 - Determine valid pitches for hierarchical design
 - Automatically calculate offsets for hierarchical blocks
 - Generate layout-optimal, DRC clean straps
 - Specify intent at a higher-level than length units
- Example: Using "By tracks" specification

Berkeley Architecture Research

Separated Concerns







1 1 1 1



Separated Concerns





par.generate_power_straps_method: by_tracks
par.power_straps_mode: generate

Berkeley Architecture Research















power_utilization: 0.05
track_width: 7

Berkeley Architecture Research



power_utilization: 0.25
track_width: 13

How to use Hammer



- Hammer can be found under chipyard/vlsi/
- Need to obtain tool and tech plug-ins separately dues to NDAs and EULAs
 - Welcome to the world of physical design...
- Priority use case is using proprietary CAD tools to build real chips
 - We are working on open-source alternatives to proprietary CAD tools
- "Real" technologies need an NDA
 - Some "Fake" technologies exist to allow example code sharing



Hammer User Decision Diagram



Hammer Demo with ASAP7



- This demo requires access to Cadence and Mentor CAD tool plugins. Due to licensing issues, access to these is controlled. Contact johnwright@berkeley.edu for more information.
- ASAP7 is a predictive-model PDK developed by Arizona State University. It is free to use for academic use, but requires payment for commercial use. More information is available here: <u>http://asap.asu.edu/asap/</u>
- This demo will walk you through using Hammer without running the CAD tools. Intermediate files will be provided for you to examine.

Reusability



We want to get the SHA3 accelerator through a simple physical design process by mixing and reusing plug-ins other people wrote:

- Technology concerns
 - Example ASAP7 plugin: chipyard/vlsi/hammer/src/hammer-vlsi/technology/asap7
- Tools concerns (under EULA):
 - hammer-cadence-plugins: Genus (synthesis) & Innovus (P&R)
 - hammer-synopsys-plugins: VCS (simulation)
 - hammer-mentor-plugins: Calibre DRC & Calibre LVS



Hammer Plugins

- Reminder: Two types of plugin: Tool and technology
 - <tool> is usually of the format <action>/<name>
 - e.g. par/innovus or syn/dc
- Tool plugins contain:
 - <tool>/defaults.yml overridable default settings for the tool
 - <tool>/__init__.py Reusable python methods that implement hammer APIs
- Technology plugins contain:
 - <name>.tech.json pointers to relevant PDK files
 - defaults.yml overridable default settings
 - <name>_hooks/<tool>/__init__.py Reusable python methods





What are we re-using? Tech plugin

```
technology.core:
  # This key should exist in the stackups list in the tech json
  stackup: "asap7 3Ma 2Mb 2Mc 2Md"
  # This should specify the TOPMOST metal layer the standard
    cells use for power rails.
  #
  # Note that this is not usually stackup specific; It is based
     on the std cell libraries themselves
  #
  std cell rail layer: "M1"
  # This is used to provide a reference master for generating power rails
  tap cell rail reference: "{TAPCELL*}"
# Set standard cell LEF placement site
vlsi.technology.placement site: "coreSite"
# Set the layer that blocks vias under bumps
```

vlsi.technology.bump_block_cut_layer: "V9"

You can view these at: chipyard/vlsi/hammer/src/hammer-vlsi/technology/asap7/defaults.yml



Separated

Concerns

Tech.

Tool

How do I write new tech plugin?



Separated Concerns

Design Tool Tech.

Turn unstructured information about the process technology into a structured representation:

Please refer to the Hammer docs at https://hammer-

vlsi.readthedocs.io/en/latest/Technology/index.html



What are we re-using? Tool plugin def init environment(self) -> bool: **Separated** self.create enter script() Concerns verbose append = self.verbose append Tool verbose append ("set some cad variable 123") verbose append("read corner files {}".format(mmmc path)) if self.hierarchical mode.is nonleaf hierarchical(): for module in self.get input modules(): verbose append("read hier module -name {}".format(module)) lef files = self.technology.read libs([hammer tech.filters.lef filter], hammer tech.HammerTechnologyUtils.to plain item) verbose_append("read lef {{ {files} }}".format(files=" ".join(lef files))) # ...

Ask us for access. Some commands are obfuscated so as not to violate EULAs.

How do I write new CAD plugin?



Separated Concerns



Implement Hammer IR APIs into the specific tool's commands through Reusable python methods

Please refer to the Hammer docs at <u>https://hammer-vlsi.readthedocs.io/en/latest/CAD-</u><u>Tools/Tool-Plugin-Setup.html</u>



Design Concerns

These are the meat of the physical design process in Hammer, and specified in the main project directory

- Integrating analog IP or other hard IP
- Floorplanning
- Clock and power
- Hierarchy assembly
- Boilerplate: selecting the process technology and tools





Example Project Structure



- chipyard/vlsi
 - example-vlsi an extended hammer entry script with added steps ("hooks")
 - example.yml project-specific HammerIR
 - extra_libraries a place for macro collateral (eg. .lib, .lef, .gds)
- For demo purposes, almost everything is in example.yml, but yml files can be separated for further organization
 - env.yml workplace-specific build and license settings
- To run with the default steps:
 - hammer-vlsi -e env.yml -p example.yml syn
- To run with modified steps:
 - example-vlsi -e env.yml -p example.yml syn



example.yml – Tech Plugin Choice



Choose the ASAP7 tech plug-in

Technology Setup # Technology used is ASAP7 vlsi.core.technology: asap7 # Specify dir with ASAP7 tarball technology.asap7.tarball_dir: ""



example.yml – Tool Plugin Choice



- From hammer-cadenceplugins:
 - Genus 18.13 for Synthesis
 - Innovus 18.1 for PnR
- For hammer-mentor-plugins:
 - Calibre for DRC and LVS
- Note: Verify the tools installation path
- Note: ASAP7 cannot use Innovus version >18.1 (ISRs also don't work)

Tool options. Replace with your tool plugin of choice.
<mark># Genus options</mark>
vlsi.core.synthesis_tool: "genus"
<pre>vlsi.core.synthesis_tool_path: ["hammer-cadence-</pre>
plugins/synthesis"]
vlsi.core.synthesis_tool_path_meta: "append"
synthesis.genus.version: "1813"
<mark># Innovus options</mark>
vlsi.core.par_tool: "innovus"
<pre>vlsi.core.par_tool_path: ["hammer-cadence-plugins/par"]</pre>
vlsi.core.par_tool_path_meta: "append"
par.innovus.version: "181"
par.innovus.design_flow_effort: "standard"
par.inputs.gds_merge: true
Calibre options
vlsi.core.drc_tool: "calibre"
vlsi.core.drc_tool_path: ["hammer-mentor-plugins/drc"]
vlsi.core.lvs_tool: "calibre"
vlsi.core.lvs tool path: ["hammer-mentor-plugins/lvs"]

example.yml – Power and Clocking

• Specify clock signal and constraints

```
# Specify clock signals
vlsi.inputs.clocks: [
    {name: "clock", period: "lns", uncertainty: "0.lns"}
]
```

• Specify Automatic generation of a simple power specification

```
# Hammer will auto-generate a CPF for simple power designs;
see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"
```



example.yml – Placement Constraints

- Placement constraints
- Top-level is Sha3AccelwBB
 - Highlighted in yellow
 - 300x300um with 1.08um margin on bottom (for DRC). highlighted blue
- Dummy hardmacro ("dco") placed at (108, 108), no flipping
 - Highlighted in green



example.yml – Analog/Hard IP



- Extra Libraries Hard IP (analog blog, third party IP, etc.)
 - Specify the collateral files for each corner
- Specify "physical only" cells
 - Cells with no behavioral or other analysis details
- Include a "DCO" in the demo
 - Digitally-Controlled Oscillator

```
Berkeley Architecture Research
```

```
# Paths to extra libraries
vlsi.technology.extra libraries meta: ["append", "deepsubst"]
vlsi.technology.extra libraries:
  - library:
      nldm liberty file deepsubst meta: "local"
      nldm liberty file:
"extra libraries/example/ExampleDCO PVT 0P63V 100C.lib"
      lef file deepsubst meta: "local"
      lef file: "extra libraries/example/ExampleDCO.lef"
      gds file deepsubst meta: "local"
      gds file: "extra libraries/example/ExampleDCO.gds"
      corner:
       nmos: "slow"
        pmos: "slow"
        temperature: "100 C"
      supplies:
        VDD: "0.63 V"
        GND: "0 V"
```

"Hooks"



- The "Magic TCL scripts" aren't going away soon
 - A lot of expertise captured in these scripts
- Hammer is still under development
 - Least mature Chipyard project!
 - Need to earn user confidence
 - However, used in many real tapeouts
- Hooks enable insertion of custom python or TCL scripts within the Hammer-generated flow
 - "Escape hatches"
 - Cleanly allows real-time development and workarounds
 - Allows prototyping of future APIs

"Hooks" - Example



- Example of a technology-supplied hook
 - ASAP7 runs a Python script from Innovus to scale down post-P&R GDS
 - script_text is provided by the scale_gds_script method in ASAP7's __init__.py
 - There is no equivalent Hammer API for such scaling
 - Inserted post write_design
 - Other examples: Custom fiducial placement, endcap cell placement

```
def scale_final_gds(x: hammer_vlsi.HammerTool) -> bool:
    x.append(```
    # Write script out to a temporary file and execute it
    set fp [open "{script_file}" "w"]
    puts -nonewline $fp "{script_text}"
    close $fp
python3 {script_file}
    ```.format(script_text=x.technology.scale_gds_script(x.output_gds_filename),
 script_file=os.path.join(x.run_dir, "gds_scale.py")))
 return True
```

#### example-vlsi



- Project-specific entry script extending hammer-vlsi
  - Inserts/modifies/removes existing Hammer steps with "hooks"
  - These are python methods that emit TCL

```
class ExampleDriver(CLIDriver):
 def get_extra_par_hooks(self) -> List[HammerToolHookAction]:
 extra_hooks = [
```

# make\_pre\_insertion\_hook will execute the custom hook before the specified step
# hammer\_vlsi.HammerTool.make\_pre\_insertion\_hook("route\_design", example\_add\_fillers),

# make\_replacement\_hook will replace the specified step with a custom hook
# hammer\_vlsi.HammerTool.make\_replacement\_hook("place\_tap\_cells", example\_place\_tap\_cells),

# make\_removal\_hook will remove the specified step from the flow hammer\_vlsi.HammerTool.make\_removal\_hook("place\_bumps"),

# This is an example of a technology-supplied hook
hammer\_vlsi.HammerTool.make\_post\_insertion\_hook("write\_design", scale\_final\_gds)

return extra\_hooks

#### example.yml – Flow Make File

• Generate Makefiles with the relevant Hammer targets

# Generate Make include to aid in flow
vlsi.core.build\_system: make

- If you have access to a compute infrastructure (e.g. LSF)
  - In your .yml, you can set the vlsi.submit.submit\_command to lsf
  - This will allow the submission of heavy and/or paralle jobs to a compute cluster.
     For example make –j drc lvs
- <u>https://hammer-vlsi.readthedocs.io/en/latest/Hammer-Use/Buildfile.html</u>



#### Getting closer to the advertised flow



• After we've setup the re-usable plug-ins and static custom design constraints TCL SCHIDE TCL SCRIPT Place-A PUR PUR PUR Logic **Synthesis** and-Chip **Logic Gates** Verilog Design Route Standard Cells RoutingRules Berkeley Architecture Research

#### VLSI Flow Demo Video







#### https://youtu.be/TiXeocDWdFA

#### Future of Hammer



- HammerIR lends itself well to generators
  - Python floorplanning scripts to auto-calculate placement constraints
  - WIP: Scala API so that physical design data can be tied to Chisel generator
  - WIP: Composable floorplans using Aspect-Oriented Chisel
  - WIP: Check floorplans for hierarchical alignment (grids & pitches)
  - WIP: Generate clock constraints from FIRRTL
- Reconfiguring Chisel designs based on physical design feedback
- Additional signoff tools
  - IR drop, dynamic power analysis, LEC
- More physical design APIs
  - Pin placement, I/O timing budgeting

#### Summary

- Physical Design is hard—There are good reasons why most of the people in this room don't do it.
  - Chips are growing in complexity
  - Un-natural evolution of the EDA/PDK stack
- Hammer helps separate design, tool, and technology concerns
  - Enables re-use
  - Enables advanced abstractions and generators
- Easy power and area evaluation
  - Using Hammer, open source PDK, commercial EDA
  - SHA3 demo





#### Acknowledgements & Questions



Thanks to the hammer development team Edward Wang, Colin Schmidt, Harrison Liew, Daniel Grubb

## **Questions?**





#### Backup Slides





#### **Running Synthesis**



- Run make syn (Reminder: don't actually run this. This is a demo)
  - Inputs: RTL design (Verilog from FIRRTL)
  - Outputs: technology-mapped gate-level netlist
- Example results (for demo purposes) in ~/hammer-asap7-demo-master
  - Example Hammer build directory: build-example/syn-rundir
  - Example output gate-level netlist: build-example/syn-rundir/Sha3AccelwBB.mapped.v
  - Example output HammerIR for the next steps build-example/syn-rundir/syn-output.json



#### **Running Place-and-Route**



- Run make par (Reminder: don't actually run this. This is a demo)
  - Inputs: synthesized netlist
  - Outputs: routed gate-level netlist, GDSII (mask data)
- Example results (for demo purposes) in ~/hammer-asap7-demo-master
  - Example Hammer build directory: build-example/par-rundir
  - Example output netlists (with and without power nets): build-example/par-rundir/Sha3AccelwBB.lvs.v build-example/par-rundir/Sha3AccelwBB.sim.v
  - Example output HammerIR for the next steps build-example/par-rundir/par-output.json



## Viewing your "Chip"



- Navigate to chipyard/vlsi/ and run:
  - ./view\_gds.py ~/hammer-asap7-demo-master/build-example/par-rundir/Sha3AccelwBB.gds
- This will open up the GDS in a python-based layout viewer
  - Note: There are much, much better proprietary alternatives to this
- By default, this will only display metals 2 through 4 and their vias
  - Feel free to adjust in the view\_gds.py script!
  - Note: more layers take more time to draw
  - Note: The standard cell layouts have been removed, so you'll only see routing

#### Hammer Philosophy



- Separate fundamental design decisions into reusable methods
- Always allow overrides
  - Designer can always write TCL to perform a task
- Use reasonable defaults
  - Often a baseline is good enough it can be modified later
- Use agile software development
  - Prototype features in project repos
  - Upstream more generic versions of features to core hammer

#### Hammer Components



- A few submodules in chipyard/vlsi/
- Hammer
  - Contains the backend framework and features described in this tutorial
- Hammer Tool Plugins
  - Contains tool-specific implementations for the Hammer APIs
  - hammer-cadence-plugins: Genus (synthesis) & Innovus (P&R)
  - hammer-synopsys-plugins: VCS (simulation)
  - hammer-mentor-plugins: Calibre DRC & Calibre LVS
- Hammer Tech Plugins
  - Example ASAP7 plugin: chipyard/vlsi/hammer/src/hammer-vlsi/technology/asap7



#### The Make Infrastructure

- Look at chipyard/vlsi/Makefile
  - We'll use make commands that wrap the longer Hammer commands
- Run make buildfile (Reminder: don't actually run this)
  - Note: This is run implicitly, but it's useful to do it explicitly
  - This will elaborate RTL if it has not been elaborated already
  - Based on the config, targets will be generated into build/hammer.d
  - There are steps prefixed with redo- that allow the user to bypass dependencies
- Navigate to ~/hammer-asap7-demo-master/build-example
  - Open hammer.d and look at the hammer driver commands it is running

#### Advanced Usage

- Finer control over steps to run
  - E.g. --from\_step, --to\_step, --only\_step for fast iteration
  - Would like to have concept of database state to make this robust
- Make-based build infrastructure to manage dependencies



#### Specify The Hierarchical Example





#### Hierarchical Example







#### **Hierarchical Example**









#### example.yml – Pin Placement



- SHA3 block integrated in a hierarchical design flow
- Need pins to connect to levels higher in the hierarchy
- semi\_auto pin placement uses the CAD tool's default pin distribution
  - Pin Placement on metal layers M5, M7,

```
Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
 {pins: "*", layers: ["M5", "M7"], side: "bottom"}
]
```



#### example.yml – Power Straps



- Generate power straps using the previously mentioned custom Hammer API ("by\_tracks")
- Auto-generate straps with 2um space to blockages
- Maximizes width within track\_width (7) tracks while satisfying DRC
- Override defaults per layer by appending \_<layer>
  - Example: power\_utilization\_M9

```
Power Straps
par.power straps mode: generate
par.generate_power_straps_method: by_tracks
par.blockage spacing: 2.0
par.generate power straps options:
 by tracks:
 strap layers:
 - M3
 - M4
 - M5
 - M6
 - M7
 - M8
 - M9
 pin layers:
 - M9
 track width: 7 # minimum allowed for M2 & M3
 track spacing: 0
 track spacing M3: 1
 track start: 10
 power utilization: 0.05
 power utilization M8: 1.0
 power utilization M9: 1.0
```