

Hammer VLSI Flow

Harrison Liew

UC Berkeley


harrisonliew@berkeley.edu




Berkeley
Architecture
Research

CHIPYARD

Motivation: Hammer Decision Tree



Motivation: Real Tapeouts



Raven, Hurricane: ST 28nm FDSOI, SWERVE: TSMC 28nm EOS: IBM 45nm SOI, CRAFT: 16nm TSMC,



Goals



- Demystify the physical design (VLSI) flow
- Overview of Hammer's abstractions
- Get you started with a TinyRocketConfig in ASAP7
- Under the hood: plugins, hooks, etc.



How things will work



Running the VLSI Flow



Run a simple RTL-level functional simulation:

```
> make sim-rtl CONFIG=TinyRocketConfig \
  BINARY=$RISCV/riscv64-unknown-
  elf/share/riscv-tests/isa/rv64ui-p-simple
# Do this if the terminal hangs
> reset
```

```
chipyard/
vlsi/
  generated-src/<long-name>/
  ... .v, .json, etc.
  build/<long-name>-ChipTop/
  sram_generator_output.json
  hammer.d
  inputs.yml
  sim-<rtl/par>-rundir/
  simv
  syn-rundir/
  par-rundir/
  power-par-rundir/
```

Post-P&R Analysis




```
chipyard/
vlsi/
  build/<long-name>-ChipTop/
  power-par-rundir/
  staticPowerReports.<corner>/
  power.rpt
  activePowerReports.<corner>/
  power.rpt
  staticRailReports/
  activeRailReports/
```

Rail	Voltage	Internal Power	Switching Power	Leakage Power	Total Power (W)	Percentage	
VDD		0.63	11.11	4.752	4.893	19.95	100

Static power analysis results, per corner

Vectorless dynamic power analysis results, per corner

Corresponding rail analysis results, sub-directories created per corner + run



Interactive Slide

“Follow Along”

Explanation Slide

“What’s happening?”



How things will work



```
# command 1  
> echo "Chipyard Rules!"  
  
# command 2  
> do_this arg1 arg2
```

Terminal Section

```
# Technology Setup  
# Technology used is ASAP7  
vlsi.core.technology: asap7  
# Specify dir with ASAP7 tarball  
technology.asap7.tarball_dir: ""
```

Inside-a-File Section







What is Hammer, and why?




An “Advertised” VLSI Flow



An "Advertised" VLSI Flow




A Real VLSI Flow



A Real VLSI Flow




- **Problem:** VLSI flows must be **rebuilt** for each project
- Overhead compounded by
 - Changing CAD tools
 - Commands / features change
 - File formats / library locations
 - New process technology
 - SRAMs (compiled/pre-generated?)
 - DRC rules
 - Different design
 - Floorplanning / power / clock



Example: Power Straps



- All real circuits consume power! How to distribute it?



Source: Farid Najm, Univ. Toronto, Physical Design Challenges in the Chip Power Distribution Network



Example



- Consider a hypothetical power strap creation command:

```
set some_proprietary_option M1
set some_other_proprietary_option M3
create_power_stripes -nets {VSS VDD} -layer M2 -direction vertical \
  -via_start M1 -via_stop M3 -group_pitch 43.200 -spacing 0.216 -width 0.936 \
  -area [get_bbox -of ModuleABC] \
  -start [expr [lindex [lindex [get_bbox -of ModuleABC] 0] 0] + 1.234]
```

Repeat for each layer!

- These lines of Tcl for a set of power straps contains:
 - The command itself and its options (tool-specific)
 - DRC-clean spacing, width, and direction information (technology-specific)
 - Group pitch, domain, floorplan information (design-specific)



Hammer “Separation of Concerns”



- **Solution:** Add a layer of **abstraction**
- Three categories of flow input
 - Design-specific
 - Tool/Vendor-specific
 - Technology-specific
- Hammer principle: specify all three separately
 - Allow reusability
 - Allow for multiple “small” experts instead of a single “super” expert
 - Build abstractions/APIs on top

Design:

- Floorplan
- Clocks
- Hierarchy

Tool:

- In/out files
- Tcl code
- Tech. file formats

Tech.:


- SRAMs
- Std. cells
- Stack-up
- Power straps



Hammer IR + Plugins



Separated Concerns



- Hammer IR codifies design information in JSON/YAML
- “Namespaces” = categories of attributes (e.g. `vlsi.core`)
- Metaprogramming
 - Modify attributes with additional Hammer IR snippets
 - Great for overriding tech- and tool-default settings
- Tool and technology plugins translate IR to Tcl scripts
 - Implement Hammer APIs
 - Include default settings, flow steps, and helper methods
 - Interchangeable = reusable!


```
# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock", period: "1ns", uncertainty: "0.1ns"}
]
# Generate Make include to aid in flow
vlsi.core.build_system: make
# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["M5", "M7"], side: "bottom"}
]
```



Power Straps Example




Separated Concerns



- To specify power straps, need to know:
 - DRC rules
 - Target power dissipation
 - IR drop spec
 - Domain areas


- Hierarchical also adds physical constraints:
 - Tiled modules require pitch-matching
 - Easy to make mistakes when reworking




Power Straps Example



Separated Concerns





- Don't make the designer do math!
 - Codify design process in tech- and tool-agnostic code
- Method:
 - Determine valid pitches for hierarchical design
 - Automatically calculate offsets for hierarchical blocks
 - Generate layout-optimal, DRC clean straps
 - Specify intent at a higher-level than length units
- Example: Using "By tracks" specification




Power Straps Example



Separated Concerns





```
par.generate_power_straps_method: by_tracks  
par.power_straps_mode: generate
```



Power Straps Example



Separated Concerns



4 tracks VSS
4 tracks VDD

```
par.generate_power_straps_options:  
  by_tracks:  
    track_width: 4
```



```
par.generate_power_straps_method: by_tracks  
par.power_straps_mode: generate
```



number of power domains = 2 (VDD, VSS)
tracks per group = 4 tracks x 2 domains = 8



Power Straps Example



Separated Concerns



4 tracks VSS 4 tracks VDD 8 tracks routing repeat... (utilization = 50%)

```
par.generate_power_straps_options:  
  by_tracks:  
    track_width: 4  
    power_utilization: 0.5
```



```
par.generate_power_straps_method: by_tracks  
par.power_straps_mode: generate
```



$$\text{Group pitch} = \text{tracks per group} / \text{utilization} \\ = 8 / 0.5 = 16$$



Power Straps Example



Separated Concerns



```
par.generate_power_straps_options:  
  by_tracks:  
    track_width: 4  
    power_utilization: 0.5  
  strap_layers:  
    - M3  
    - M4  
    - M5  
    - M6  
    - M7  
    - M8  
    - M9
```



```
par.generate_power_straps_method: by_tracks  
par.power_straps_mode: generate
```



Power Straps Example



Separated Concerns




```
par.generate_power_straps_options:  
  by_tracks:  
    track_width: 4  
    power_utilization: 0.5  
    strap_layers:  
      - M3  
      - M4  
      - M5  
      - M6  
      - M7  
      - M8  
      - M9
```




```
par.generate_power_straps_method: by_tracks  
par.power_straps_mode: generate
```



Power Straps Example



power_utilization: 0.1



power_utilization: 0.3





ASAP7 Example



How to use Hammer in Chipyard



- Hammer integrated under `chipyard/vlsi/`
- Priority: building real chips with proprietary CAD tools
 - We are **not** working on open-source CAD (see [OpenROAD](#), etc.)
- Many prerequisites
 - Welcome to the world of physical design...
- "Real" technologies need an NDA
 - Some "fake" technologies exist to allow example code sharing

```
chipyard/  
  vlsi/  
    Makefile  
    env.yml  
    example-asap7.yml  
    example-tools.yml  
    example-vlsi  
    hammer/  
      hammer-cadence-plugins/  
      hammer-mentor-plugins/  
      hammer-synopsys-plugins/  
      hammer-<tech>-plugin  
build.sbt
```



Hammer + ASAP7 Example



- Prerequisites in [tutorial README](#)
 - E.g. access to CAD tools, PDK download, etc.
- [ASAP7 PDK](#)
 - Predictive 7nm FinFET process developed by Arizona State University + ARM
 - Intended for rapid design space exploration, NOT manufacturable
 - Includes standard cell library, transistor models, extraction/signoff decks
 - Does not include SRAMs, IO cells, etc.
 - Note: v1p5 (which we require, not latest version) is free only for academic users
- This demo is NOT interactive (you need CAD tool access!).
Intermediate files may be provided for you to examine upon request.



Getting Started: Hammer Setup



- Initialize Hammer plugins

```
> cd chipyard  
> ./scripts/init-vlsi.sh asap7
```

Wrapper around `git submodule init` to clone the plugins repositories (do this once)

- Define the Hammer environment into the shell

```
> cd vlsi  
> export HAMMER_HOME=$PWD/hammer  
> Source $HAMMER_HOME/sourceme.sh
```

Do this each time you use Hammer in a new terminal



Getting Started: Environment



- Fill in your license servers/files and tool environment variables

```
# Base path to where Mentor tools are installed
mentor.mentor_home: ""
# Mentor license server/file
mentor.MGLS_LICENSE_FILE: ""
# Base path to where Cadence tools are installed
cadence.cadence_home: ""
# Cadence license server/file
cadence.CDS_LIC_FILE: ""
# Base path to where Synopsys tools are installed
synopsys.synopsys_home: ""
# Synopsys license server/files
synopsys.SNPSLMD_LICENSE_FILE: ""
synopsys.MGLS_LICENSE_FILE: ""
```

```
chipyard/
  vlsi/
    Makefile
    env.yml
    example-asap7.yml
    example-tools.yml
    example-vlsi
    hammer/
      hammer-cadence-plugins/
      hammer-mentor-plugins/
      hammer-synopsys-plugins/
      hammer-<tech>-plugin
  build.sbt
```



Getting Started: Tools, PDK



- Fill in the path to your PDK tarball

```
# Technology Setup
# Technology used is ASAP7
vlsi.core.technology: asap7
# Specify dir with ASAP7 tarball
technology.asap7.tarball_dir: ""
```

```
chipyard/
  vlsi/
    Makefile
    env.yml
    example-asap7.yml
    example-tools.yml
    example-vlsi
    hammer/
    hammer-cadence-plugins/
    hammer-mentor-plugins/
    hammer-synopsys-plugins/
    hammer-<tech>-plugin
  build.sbt
```



Getting Started: Tools, PDK



- Fill in the path to your PDK tarball

```
# Technology Setup
# Technology used is ASAP7
vlsi.core.technology: asap7
# Specify dir with ASAP7 tarball
technology.asap7.tarball_dir: ""
```

- Enter the version strings for your installed tools

```
# Genus version
synthesis.genus.version: "1813"
# Innovus version
par.innovus.version: "191_ISR3"
# etc...
```

```
chipyard/
  vlsi/
    Makefile
    env.yml
    example-asap7.yml
    example-tools.yml
    example-vlsi
    hammer/
      hammer-cadence-plugins/
      hammer-mentor-plugins/
      hammer-synopsys-plugins/
      hammer-<tech>-plugin
  build.sbt
```



Building the Design



Let's elaborate a TinyRocketConfig:

```
> make buildfile CONFIG=TinyRocketConfig
```

This does the following:

- Runs the generator for Top and Harness
 - For the Top, [MacroCompiler](#) maps memories to ASAP7's dummy SRAMs

<long-name> should be
chipyard.TestHarness.TinyRocketConfig

```
chipyard/  
  vlsi/  
    generated-src/<long-name>/  
      ... .v, .json, etc.  
    build/<long-name>-ChipTop/  
      sram_generator_output.json  
      hammer.d  
      inputs.yml
```

This will take a while!



Building the Design



Let's elaborate a TinyRocketConfig:

```
> make buildfile CONFIG=TinyRocketConfig
```

This does the following:

- Runs the generator for Top and Harness
 - For the Top, [MacroCompiler](#) maps memories to ASAP7's dummy SRAMs
- Hammer generates a set of ExtraLibrarys for each selected SRAM

```
chipyard/  
  vlsi/  
    generated-src/<long-name>/  
      ... .v, .json, etc.  
    build/<long-name>-ChipTop/  
      sram_generator_output.json  
      hammer.d  
      inputs.yml
```

The first time Hammer is run with ASAP7, the PDK is hacked into build/<long-name>-ChipTop/tech-asap7-cache



Building the Design



Let's elaborate a TinyRocketConfig:

```
> make buildfile CONFIG=TinyRocketConfig
```

This does the following:

- Runs the generator for Top and Harness
 - For the Top, [MacroCompiler](#) maps memories to ASAP7's dummy SRAMs
- Hammer generates a set of ExtraLibrarys for each selected SRAM
- Hammer generates a set of Make targets implementing the VLSI flow graph and the input Hammer IR to the flow

```
chipyard/  
  vlsi/  
    generated-src/<long-name>/  
      ... .v, .json, etc.  
    build/<long-name>-ChipTop/  
      sram_generator_output.json  
      hammer.d  
      inputs.yml
```

You should reference these targets when/if you want to manually run flow steps



Running the VLSI Flow



Run a simple RTL-level functional simulation:

```
> make sim-rtl CONFIG=TinyRocketConfig \  
BINARY=$RISCV/riscv64-unknown-  
elf/share/riscv-tests/isa/rv64ui-p-simple  
# Do this if the terminal hangs  
> reset
```

```
chipyard/  
vlsi/  
  generated-src/<long-name>/  
  ... .v, .json, etc.  
  build/<long-name>-ChipTop/  
  sram_generator_output.json  
  hammer.d  
  inputs.yml  
  sim-<rtl/par>-rundir/  
  simv  
  syn-rundir/  
  par-rundir/  
  power-par-rundir/
```



Running the VLSI Flow



Run a simple RTL-level functional simulation:

```
> make sim-rtl CONFIG=TinyRocketConfig \  
BINARY=$RISCV/riscv64-unknown-  
elf/share/riscv-tests/isa/rv64ui-p-simple
```

Run Genus synthesis and Innovus P&R:

```
> make par CONFIG=TinyRocketConfig
```

Result netlists, GDS, etc. appear in here

```
chipyard/  
vlsi/  
  generated-src/<long-name>/  
  ... .v, .json, etc.  
  build/<long-name>-ChipTop/  
  sram_generator_output.json  
  hammer.d  
  inputs.yml  
  sim-<rtl/par>-rundir/  
  simv  
  syn-rundir/  
  par-rundir/  
  power-par-rundir/
```

This will take an hour or so!
Lots of tool log output too...



Running the VLSI Flow



Run a simple RTL-level functional simulation:

```
> make sim-rtl CONFIG=TinyRocketConfig \
  BINARY=$RISCV/riscv64-unknown-
  elf/share/riscv-tests/isa/rv64ui-p-simple
```

Run Genus synthesis and Innovus P&R:

```
> make par CONFIG=TinyRocketConfig
```

(Optional) View the final Innovus database:


```
> cd build/<long-name>-ChipTop/par-rundir
> ./generated-scripts/open_chip
```

```
chipyard/
  vlsi/
    generated-src/<long-name>/
      ... .v, .json, etc.
    build/<long-name>-ChipTop/
      sram_generator_output.json
      hammer.d
      inputs.yml
      sim-<rtl/par>-rundir/
        simv
      syn-rundir/
        par-rundir/
      power-par-rundir/
```

Innovus experience
recommended!



Running the VLSI Flow



You can get this picture by deselecting M8, M9, and violations

Post-P&R Analysis



Do a simple post-P&R sim + power/rail analysis:

```
# ASAP7 gate-level sim fails, force timeout
> make sim-par CONFIG=TinyRocketConfig
BINARY=$RISCV/riscv64-unknown-
elf/share/riscv-tests/isa/rv64ui-p-simple
timeout_cycles=1000
# Do this if terminal hangs
> reset
# Run Voltus power/rail analysis
> make power-par CONFIG=TinyRocketConfig
```

```
chipyard/
vlsi/
  generated-src/<long-name>/
  ... .v, .json, etc.
  build/<long-name>-ChipTop/
  sram_generator_output.json
  hammer.d
  inputs.yml
  sim-<rtl/par>-rundir/
  simv
  syn-rundir/
  par-rundir/
  power-par-rundir/
```

With a real PDK, you should be able to successfully run gate-level sim and get true waveform-based power numbers



Post-P&R Analysis




```
chipyard/  
  vlsi/  
    build/<long-name>-ChipTop/  
      power-par-rundir/  
        staticPowerReports.<corner>/  
          power.rpt  
        activePowerReports.<corner>/  
          power.rpt  
        staticRailReports/  
        activeRailReports/
```

Rail	Voltage	Internal Power	Switching Power	Leakage Power	Total Power	Percentage (%)
VDD	0.63	11.11	4.752	4.093	19.95	100

Static power analysis results, per corner

Vectorless dynamic power analysis results, per corner

Corresponding rail analysis results, sub-directories created per corner + run



Signoff



Run design rule checking (DRC) and layout-versus-schematic (LVS):

```
> make drc CONFIG=TinyRocketConfig  
> make lvs CONFIG=TinyRocketConfig
```

(Optional) View DRC/LVS results in Calibre:

```
> cd build/<long-name>.ChipTop/drc-rundir  
> ./generated_scripts/view_drc  
> cd build/<long-name>.ChipTop/lvs-rundir  
> ./generated_scripts/view_lvs
```

```
chipyard/  
  vlsi/  
    build/<long-name>.ChipTop/  
      drc-rundir/  
        drc_results.rpt  
      lvs-rundir/  
        lvs_results.rpt
```

ASAP7 does not pass DRC and often fails LVS checking. Calibre experience recommended.






Under the Hood



Under the Hood: Plugins



Separated Concerns




- Two types of plugin: Tool and Technology
 - `<tool>` is usually of the format `<action>/<name>`
 - e.g. `par/innovus` or `syn/dc`
- Tool plugins contain:
 - `<tool>/defaults.yml` – overridable default settings for the tool
 - `<tool>/__init__.py` – Reusable python methods, implement Hammer APIs
- Technology plugins contain:
 - `<name>.tech.json` – pointers to relevant PDK files
 - `defaults.yml` – overridable default settings
 - `<name>/<tool>/__init__.py` – Reusable python methods



What are we re-using? Tool plugin



Separated Concerns



```
def init_environment(self) -> bool:
    self.create_enter_script()
    verbose_append = self.verbose_append

    verbose_append("set some_cad_variable 123")
    verbose_append("read_corner_files {}".format(mmmc_path))
    if self.hierarchical_mode.is_nonleaf_hierarchical():
        for module in self.get_input_modules():
            verbose_append("read_hier_module -name {}".format(module))

    lef_files = self.technology.read_libs([
        hammer_tech.filters.lef_filter
    ], hammer_tech.HammerTechnologyUtils.to_plain_item)
    verbose_append("read_lef {{ {files} }}"
        .format(
            files=" ".join(lef_files)))
    # ...
```

Remember to request tool plugin access by emailing hammer-plugins-access@lists.berkeley.edu.
Some commands are obfuscated so as not to violate EULAs.



How do I write new tool plugin?



**Separated
Concerns**

Design

Tool

Tech.

Implement Hammer IR APIs into the specific tool's commands through reusable Python methods


Please refer to the Hammer docs at <https://hammer-vlsi.readthedocs.io>



What are we re-using? Tech plugin



Separated Concerns



```
technology.core
# This key should exist in the stackups list in the tech json
stackup: "asap7_3Ma_2Mb_2Mc_2Md"
# This should specify the TOPMOST metal layer the standard
# cells use for power rails.
# Note that this is not usually stackup specific; It is based
# on the std cell libraries themselves
std_cell_rail_layer: "M1"
# This is used to provide a reference master for generating power rails
tap_cell_rail_reference: "{TAPCELL*}"

# Set standard cell LEF placement site
vlsi.technology.placement_site: "coreSite"

# Set the layer that blocks vias under bumps
vlsi.technology.bump_block_cut_layer: "V9"
```


You can view these at: [chipyard/vlsi/hammer/src/hammer-vlsi/technology/asap7/defaults.yml](https://github.com/berkeley-architecture-research/chipyard/tree/main/vlsi/hammer/src/hammer-vlsi/technology/asap7/defaults.yml)



How do I write new tech plugin?



**Separated
Concerns**



Turn unstructured information about the process technology into a structured representation:


Please refer to the Hammer docs at <https://hammer-vlsi.readthedocs.io/>



Under the Hood: Design Concerns



Separated Concerns



These are the meat of the physical design process in Hammer, and specified in the main project directory


- Integrating analog IP or other hard IP
 - Examples: foundry SRAMs, PLLs, ADCs, etc.
- Floorplanning
- Clock and power
- Hierarchy assembly
- Boilerplate: selecting the process technology and tools



example-asap7.yml – Power and Clocking



Separated Concerns



- Specify clock signal and constraints

```
# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock", period: "1ns", uncertainty: "0.1ns"}
]
```

- Specify automatic generation of a simple power specification


```
# Hammer will auto-generate a CPF for simple power designs;
# see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"
```



example-asap7.yml – Placement Constraints



Separated Concerns



```
vlsi.inputs.placement_constraints:  
- path: "ChipTop"  
  type: toplevel  
  x: 0  
  y: 0  
  width: 800  
  height: 500  
  margins:  
    left: 0  
    right: 0  
    top: 0  
    bottom: 0  
- path:  
  "ChipTop/system/tile_prci_domain/tile_reset_domain/tile  
  e/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0"  
  type: hardmacro  
  x: 550  
  y: 25  
  orientation: "r0"  
  top_layer: "M4"  
  master: "SRAM1RW4096x8"
```

Top-level is ChipTop, 800um x 500um

DCache SRAM hardmacro placed at (550, 25), no flipping, is instance of SRAM1RW4096x8



example-asap7.yml – Pin Placement



Separated Concerns

Design

Tool

Tech.

- Need pins to connect to levels higher in the hierarchy
- `semi_auto` pin placement uses the CAD tool's default pin distribution methods
 - Pin Placement on metal layers M5, M7

```
# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["M5", "M7"], side: "bottom"}
]
```



example-asap7.yml – Power Straps



Separated Concerns

Design

Tool

Tech.

- Generate power straps using the previously mentioned custom Hammer API (“by_tracks”)
- Auto-generate straps with 2um space to blockages
- Maximizes width within track_width (7) tracks while satisfying DRC
- Override defaults per layer by appending `_<layer>`
 - Example: `power_utilization_M9`

```
# Power Straps
par.power_straps_mode: generate
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.generate_power_straps_options:
  by_tracks:
    strap_layers:
      - M3
      - M4
      - M5
      - M6
      - M7
      - M8
      - M9
    pin_layers:
      - M9
  track_width: 7 # minimum allowed for M2 & M3
  track_spacing: 0
  track_spacing_M3: 1 # to avoid M2 shorts at
  higher density
  track_start: 10
  power_utilization: 0.2
  power_utilization_M8: 1.0
  power_utilization_M9: 1.0
```



sram_generator-output.json – Analog/Hard IP



Separated Concerns

Design

Tool

Tech.

- Extra Libraries – Hard IP (analog, third party IP, etc.)
 - Specify the collateral files for each corner
- If needed: specify “physical only” cells
 - Cells with no behavioral or other analysis details

```
"vlsi.technology.extra_libraries": [  
  {  
    "library": {  
      "name": "SRAM1RW4096x8",  
      "corner": {  
        "nmos": "slow",  
        "pmos": "slow",  
        "temperature": "100.0 C"  
      },  
      "lef file": "/path/to/SRAM1RW4096x8_x4.lef",  
      "gds file": "/path/to/SRAM1RW4096x8_x4.gds",  
      "nldm liberty file":  
        "/path/to/SRAM1RW4096x8_PVT_0P63V_100C.lib",  
      "provides": [  
        {  
          "lib_type": "sram",  
          "vt": "SRAM"  
        }  
      ],  
      "supplies": {  
        "GND": "0 V",  
        "VDD": "0.63 V"  
      },  
      "verilog sim": "hammer/src/hammer-  
vlsi/technology/asap7/sram_compiler/memories/behavioral/  
sram_behav_models.v"  
    }  
  },  
  ...  
],  
"vlsi.technology.extra_libraries_meta": ["append"]
```



Under the Hood: “Hooks”



- The “Magic Tcl scripts” aren’t going away soon
 - Foundry reference flow, previous tapeouts
 - A lot of expertise captured in these scripts
- Hooks enable insertion of custom Python and Tcl scripts within the Hammer-generated flow
 - Quick-and-dirty
 - Cleanly allows “hacks” and workarounds
 - Allows prototyping of future APIs
 - Upstreamed hooks available for future re-use



“Hooks” – example-vlsi



- Example of a technology-supplied hook
 - ASAP7 runs a Python script from Innovus to scale down post-P&R GDS
 - `script_text` is provided by the `scale_gds_script` method in ASAP7's `__init__.py`
 - No equivalent Hammer API, thus inserted post `write_design`
 - Other examples: Custom fiducial placement, endcap cell placement

```
def scale_final_gds(x: hammer_vlsi.HammerTool) -> bool:
    if x.get_setting("vlsi.core.technology") == "asap7":
        x.append('''
            # Write script out to a temporary file and execute it
            set fp [open "{script_file}" "w"]
            puts -nonewline $fp "{script_text}"
            close $fp
            ...
            python3 {script_file}
            '''.format(script_text=x.technology.scale_gds_script(x.output_gds_filename),
                script_file=os.path.join(x.run_dir, "gds_scale.py")))
    return True
```



Driver – example-vlsi



- Project-specific entry script extending hammer-vlsi
 - Location for specifying hooks needed for each tool, hierarchical module, and custom flow actions

```
class ExampleDriver(CLIDriver):
    def get_extra_par_hooks(self) -> List[HammerToolHookAction]:
        extra_hooks = [

            # make_pre_insertion_hook will execute the custom hook before the specified step
            # SYNTAX: make_pre_insertion_hook("EXISTING_STEP", INSERTED_HOOK)
            # hammer_vlsi.HammerTool.make_pre_insertion_hook("route_design", example_add_fillers),

            # make_replacement_hook will replace the specified step with a custom hook
            # hammer_vlsi.HammerTool.make_replacement_hook("place_tap_cells", example_place_tap_cells),

            # make_removal_hook will remove the specified step from the flow
            hammer_vlsi.HammerTool.make_removal_hook("place_bumps"),

            # This is an example of a technology-supplied hook
            hammer_vlsi.HammerTool.make_post_insertion_hook("write_design", scale_final_gds)


        ]
        return extra_hooks
```



Summary



- Physical design is hard—there are good reasons why most people try to avoid it.
 - Chips are growing in complexity
 - Un-natural evolution of the EDA/PDK stack
- Hammer helps separate design, tool, and technology concerns
 - Enables re-use
 - Enables advanced abstractions and generators
- Easy power and area evaluation
 - Using Hammer, open source PDK, commercial EDA




Future of Hammer



- More tool integration, metrics parsing, constraints feedback
 - Currently, most tool result checking done manually
- Aspect-Oriented Chisel Floorplanning
 - Higher-level abstractions
 - Hierarchical partitioning, power strap/pin alignment
 - BAG IP collateral generation/integration
 - Reconfiguring Chisel designs based on physical design feedback
 - e.g. change clock constraints based on timing metrics
- Abutment/partition hierarchical flow
- True multi-clock & power domain (for DVFS, etc.)
- Dev work is cyclical -> typically happens alongside tapeouts
 - Lots of ideas, help always wanted



Learn More



- Github: <https://github.com/ucb-bar/hammer/>
- Documentation: <https://hammer-vlsi.readthedocs.io/>
- Chipyard-specific documentation: <https://chipyard.readthedocs.io/en/dev/VLSI/index.html>
- User mailing list: hammer-users@googlegroups.com
- Plugin access requests: hammer-plugins-access@lists.berkeley.edu
 - [Cadence](#), [Synopsys](#), and [Mentor](#)





Coming up...

FPGA Prototyping