



CHIP YARD

Architecture and Components

Jerry Zhao
jzh@berkeley.edu
UC Berkeley



Use Cases

Custom SoC architecture
New blocks + reusing
existing blocks

RTL Simulation running test binaries/micro-benchmarks

FPGA-accelerated simulation running full workloads

FPGA prototyping for fast cool demos

Tape-out the SoC to get actual silicon results






CHIPYARD Organization


What is Chipyard?

- An organized **framework** for various SoC design tools
- A **curated IP library** of open-source RISC-V SoC components
- A **methodology** for agile SoC architecture design, exploration, and evaluation






CHIPYARD Organization






SoC Architecture






Tiles and Cores



- Tiles:**
- Each Tile contains a RISC-V core and private caches
 - Several varieties of Cores supported
 - Interface supports integrating your own RISC-V core implementation



Rocket and BOOM




Rocket:

- First open-source RISC-V CPU
- In-order, single-issue RV64GC core
- Efficient design point for low-power devices


SonicBOOM:

- Superscalar out-of-order RISC-V CPU
- Advanced microarchitectural features to maximize IPC
- TAGE branch prediction, OOO load-store-unit, register renaming
- High-performance design point for general-purpose






Rocket and BOOM




Rocket and SonicBOOM:

- Support RV64GC ISA profile
- Boots off-the-shelf RISC-V Linux distros (buildroot, Fedora, etc.)
- Fully synthesizable, tapeout-proven
- Described in Chisel
- Fully open-sourced






PULP Cores in **CHIPYARD**



CVA6 (Formerly Ariane):

- RV64IMAC 6-stage single-issue in-order core
- Open-source
- Implemented in SystemVerilog
- Developed at ETH Zurich as part of PULP,
- Now maintained by OpenHWGroup



Ibex (Formerly Zero-RISCY):


- RV64IMC 2-stage single-issue in-order core
- Open-source
- Implemented in SystemVerilog
- Developed at ETH Zurich as part of PULP
- Now maintained by lowRISC



Sodor Education Cores


Sodor Core Collection

- Collection of RV32IM cores for teaching and education
- 1-stage, 2-stage, 3-stage, 5-stage implementations
- Micro-coded “bus-based” implementation
- Used in introductory computer architecture courses at Berkeley





RoCC Accelerators




RoCC Accelerators:

- Tightly-coupled accelerator interface
- Attach custom accelerators to Rocket or BOOM cores



RoCC Accelerators



1. Core automatically decodes + sends custom instructions to accelerator

2. Accelerator can write back into core registers

3. Accelerator can support virtual-addressing by sharing core PTW/TLB

4. Accelerator can fetch-from/write-to coherent L1 data cache or outer-memory


Flexible interface supports a variety of accelerator designs

Included in Chipyard:

- Gemmini ML accelerator
- Hwacha vector accelerator
- SHA3 accelerator



MMIO Accelerators




MMIO Accelerators:

- Controlled by MMIO-mapped registers
- Supports DMA to memory system
- Examples:
 - Nvidia NVDLA accelerator
 - FFT accelerator generator



Coherent Interconnect



TileLink Standard:


- TileLink is open-source chip-scale interconnect standard
- Comparable to AXI/ACE
- Supports multi-core, accelerators, peripherals, DMA, etc

Interconnect IP:

- Library of TileLink RTL generators provided in RocketChip
- RTL generators for crossbar-based buses
- Width-adapters, clock-crossings, etc.
- Adapters to AXI4, APB



Protocol Shims




AMBA-to-TileLink shims enable easy integration with existing IP

- Works for cores/peripherals/accelerators
- Drop-in Verilog integration of CVA-6, NVDLA



NoC Interconnect



NEW in Chipyard 1.8.0:


Constellation NoC generator



Constellation


A parameterized Chisel generator for SoC interconnects

- Protocol-independent transport layer
- Supports TileLink, AXI-4
- Highly parameterized
- Deadlock-freedom
- Virtual-channel wormhole-routing





L2/DRAM



Shared memory:


- Open-source TileLink L2 developed by SiFive
 - Directory-based coherence with MOESI-like protocol
 - Configurable capacity/banking
- Support broadcast-based coherence in no-L2 systems
- Support incoherent memory systems

DRAM:

- AXI-4 DRAM interface to external memory controller
- Interfaces with DRAMSim



Peripherals and IO




Peripherals and IO:

- Open-source RocketChip blocks
 - Interrupt controllers
 - JTAG, Debug module, BootROM
 - UART, GPIOs, SPI, I2C, PWM, etc.
- TestChipIP: useful IP for test chips
 - Clock-management devices
 - SerDes
 - Scratchpads




SoC Architecture






CHIPYARD Organization






CHIPYARD Organization






Composable Configurations



```
class CustomConfig extends Config(  
  new WithL1CacheWays(4) ++  
  new WithAsyncTiles ++  
  new WithSystemBusWidth(128) +  
  new WithFPGemmini ++  
  new With3WideBooms ++  
  new WithL2TLBs(512) ++  
  new WithL2Sets(1024) ++  
  
  new WithDefaultGemmini ++  
  new WithNRocketCores(1) ++  
  new WithNBoomCores(1) ++  
  new WithBootROM ++  
  new WithUART ++  
  new WithJtagDTM ++  
  new WithGPIOs ++  
  new WithInclusiveCache(512) ++  
)
```



CHIPYARD Organization





CHIPYARD Organization

SW RTL Simulation:

- RTL-level simulation with Verilator or VCS
- Hands-on tutorial next

FPGA prototyping:


- Fast, non-deterministic prototypes
- Overview of flow later

Hammer VLSI flow:

- Tapeout a custom config in some process technology
- Overview of flow later


FireSim:

- Fast, accurate FPGA-accelerated simulations
- Hands-on tutorial later






CHIPYARD Organization






Multipurpose





Configuring IO + Harness



Digital Config


IO Binders

Harness Binders

```
class CustomConfig extends Config(  
  new WithDefaultGemmini ++  
  new WithNRocketCores(1) ++  
  new WithNBoomCores(1) ++  
  new WithBootROM ++  
  new WithUART ++  
  new WithJtagDTM ++  
  new WithGPIOs ++  
  new WithInclusiveCache(512) ++  
  
  new WithIOCellModels ++  
  
  new WithDRAMSim ++  
  new WithSimUART ++  
  new WithSimJTAG ++  
  new WithSimSerial
```




CHIPYARD Organization






CHIPYARD Organization





FIRRTL



FIRRTL emits **tool-friendly, synthesizable** Verilog



FIRRTL Passes

FireSim passes:

- Bridge target assertions/printfs to be visible on the host PC
- Provide FPGA utilization optimizations
- Implement debugging and analysis features (AutoILA, AutoCounter)

VLSI passes:

- Restructure module hierarchy
- Replace target memories with foundry SRAMs



CHIPYARD Organization


Configs: Describe parameterization of a multi-generator SoC

Generators: Flexible, reusable library of open-source Chisel generators (and Verilog too)

IOBinders/HarnessBinders: Enable configuring IO strategy and Harness features

FIRRTL Passes: Structured mechanism for supporting multiple flows

Target flows: Different use-cases for different types of users





CHIPYARD Learning Curve

Advanced-level


- Configure custom IO/clocking setups
- Develop custom FireSim extensions
- Integrate and tape-out a complete SoC

Evaluation-level

- Integrate or develop custom hardware IP into Chipyard
- Run FireSim FPGA-accelerated simulations
- Push a design through the Hammer VLSI flow
- Build your own system

Exploratory-level

- Configure a custom SoC from pre-existing components
- Generate RTL, and simulate it in RTL level simulation
- Evaluate existing RISC-V designs






CHIPYARD For Education

Proven in many Berkeley Architecture courses

- Hardware for Machine Learning
- Undergraduate Computer Architecture
- Graduate Computer Architecture
- Advanced Digital ICs
- Tapeout HW design course

Advantages of common shared HW framework

- Reduced ramp-up time for students
- Students learn framework once, reuse it in later courses
- Enables more advanced course projects (tapeout a chip in 1 semester)





CHIPYARD For Research

- Add new accelerators for emerging applications
- Modify OS/driver/software
- Perform design-space exploration across many parameters
- Test and evaluate in RTL-simulation, FireSim
- Tapeout using HAMMER VLSI flow



CHIPYARD Community

Documentation:


- <https://chipyard.readthedocs.io/en/dev/>
- 133 pages
- Most of today's tutorial content is covered there

Mailing List:

- google.com/forum/#!forum/chipyard

Open-sourced:

- All code is hosted on GitHub
- Issues, feature-requests, PRs are welcomed



Docs » Welcome to Chipyard's documentation!

[Edit on GitHub](#)


Welcome to Chipyard's documentation!



Chipyard is a framework for designing and evaluating full-system hardware using agile teams. It is composed of a collection of tools and libraries designed to provide an integration between open-source and commercial tools for the development of systems-on-chip.

Important

New to Chipyard? Jump to the [Initial Repository Setup](#) page for setup instructions.






CHIPYARD

An open, extensible research and design platform for RISC-V SoCs

- Unified framework of parameterized generators
- One-stop-shop for RISC-V SoC design exploration
- Supports variety of flows for multiple use cases
- Open-sourced, community and research-friendly



Docs » Welcome to Chipyard's documentation!

[Edit on GitHub](#)

Welcome to Chipyard's documentation!



Chipyard is a framework for designing and evaluating full-system hardware using agile teams. It is composed of a collection of tools and libraries designed to provide an integration between open-source and commercial tools for the development of systems-on-chip.

Important

New to Chipyard? Jump to the [Initial Repository Setup](#) page for setup instructions.