

Instrumenting and Debugging FireSim-Simulated Designs

https://fires.im



ASPLOS 2023 Tutorial


Speaker: Sagar Karandikar





Tutorial Roadmap


Berkeley Architecture Research





Agenda

- FPGA-Accelerated Deep-Simulation Debugging
 - Debugging Using Integrated Logic Analyzers
 - Trace-based Debugging
 - Synthesizable Assertions/Prints
 - Hands-on example
- Debugging Co-Simulation
 - FireSim Debugging Using Software Simulation








When SW RTL Simulation is Not Enough...

"Everything looks OK in SW simulation, but there is still a bug somewhere"

"My bug only appears after hours of running Linux on my simulated HW"













FPGA-Based Debugging Features

- High simulation speed in FPGA-based simulation enables advanced debugging and profiling tools.
- Reach "deep" in simulation time, and obtain large levels of coverage and data
- Examples:
 - ILAs
 - TracerV
 - AutoCounter
 - Synthesizable assertions, prints





SW Simulation

FPGA-based Simulation

Simulated Time





Debugging Using Integrated Logic Analyzers

Integrated Logic Analyzers (ILAs)

- Common debugging feature provided by FPGA vendors
- Continuous recording of a sampling window
 - Up to 1024 cycles by default.
 - Stores recorded samples in BRAM.
- Realtime trigger-based sampled output of probed signals
 - Multiple probes ports can be combined to a single trigger
 - Trigger can be in any location within the sampling window
- On the AWS F1-Instances, ILA interfaced through a debug-bridge and server

```
// Integrated Logic Analyzers (ILA)
  ila 0 CL ILA 0 (
                   .clk (clk_main_a0),
                   .probe0 (sh_ocl_awvalid_q),
                   .probe1 (sh_ocl_awaddr_q ),
                   .probe2 (ocl_sh_awready_q),
                   .probe3 (sh ocl arvalid q),
                    .probe4 (sh_ocl_araddr_q ),
                   .probe5 (ocl_sh_arready_q)
  ila_0 CL_ILA_1 (
                   .clk (clk_main_a0),
                   .probe0 (ocl_sh_bvalid_q),
                   .probe1 (sh_cl_glcount0_q),
                   .probe2 (sh_ocl_bready_q),
                   .probe3 (ocl_sh_rvalid_q),
                   .probe4 ({32'b0,ocl_sh_rdata_q[31:0]}),
                   .probe5 (sh_ocl_rready_q)
// Debug Bridge
cl_debug_bridge CL_DEBUG_BRIDGE (
      .clk(clk_main_a0),
      .S_BSCAN_drck(drck),
      .S BSCAN shift(shift),
      .S_BSCAN_tdi(tdi),
      .S BSCAN update(update),
      .S_BSCAN_sel(sel),
      .S_BSCAN_tdo(tdo),
      .S_BSCAN_tms(tms),
      .S BSCAN tck(tck),
      .S_BSCAN_runtest(runtest),
      .S_BSCAN_reset(reset),
      .S_BSCAN_capture(capture),
      .S BSCAN bscanid en(bscanid en)
```

From: aws-fpga cl_hello_world example



Debugging Using Integrated Logic Analyzers

AutoILA – Automation of ILA integration with FireSim

- Annotate requested signals and bundles in the Chisel source code
- Automatic configuration and generation of the ILA IP in the FPGA toolchain
- Automatic expansion and wiring of annotated signals to the top level of a design using a FIRRTL transform.
- Remote waveform and trigger setup from the manager instance

```
import midas.targetutils.FpgaDebug

class SomeModuleIO(implicit p: Parameters) extends SomeIO()(p){
  val out1 = Output(Bool())
  val in1 = Input(Bool())
  FpgaDebug(out1, in1)
}
```







BOOM Example

- Debugging an out-of-order processor is hard
 - Throughout this talk, we'll have examples of FPGA debugging used in BOOM.
- Example from boom/src/main/scala/lsu/dcache.scala
- Debugging a non-blocking data cache hanging after Linux boots





Debugging using Integrated Logic Analyzers

Pros:

- No emulated parts what you see is what's running on the FPGA
- FPGA simulation speed O(MHz) compared to O(KHz) in software simulation
- Real-time trigger-based

Cons:


- Requires a full build to modify visible signals/triggers (takes several hours)
- Limited sampling window size
- Consumes FPGA resources





TracerV


- Out-of-band full instruction execution trace
- Bridge connected to target trace ports
- By default, large amount of info wired out of Rocket/BOOM, per-hart, per-cycle:
 - Instruction Address
 - Instruction
 - Privilege Level
 - Exception/Interrupt Status, Cause
- TracerV can rapidly generate several TB of data.





TracerV

- Out-of-Band: profiling does not perturb execution
- Useful for kernel and hypervisor level cyclesensitive profiling
- Examples:
 - Co-Optimization of NIC and Network Driver
 - Keystone Secure Enclave Project
 - High-performance hardware-specific code (supercomputing?)
- Requires large-scale analytics for insightful profiling and optimization.







Trigger Mechanisms

- Full trace files can be very large (100s GB TB)
- We are usually interested only in a specific region of execution
- TracerV can be enabled based on in-band and out-of-band triggers
 - Program counter
 - Unique instruction
 - Cycle count
- Can use the same trigger for some other simulation outputs
 - Performance counters

config_runtime.ini


```
[tracing]
enable=no
#0 = no trigger
#1 = cycle count trigger
#2 = program counter trigger
#3 = instruction trigger
selector=1
startcycle=0
endcycle=-1
```





Integration with Flame Graphs

- Flame Graph Open-source profiling visualization tool
- Direct integration with TracerV traces
 - Automated stack unwinding (kernel space)
 - Automated Flame-graph generation







TracerV

Pros:

- Out-of-Band (no impact on workload execution)
- SW-centric method
- Large amounts of data

Cons:

- Slower simulation performance (40 MHz)
- No HW visibility
- Large amounts of data





Host Print

AutoCounter

- Automated out-of-band counter insertion
- Based on ad-hoc annotations and existing cover-points
 - No invasive RTL change
- Runtime-configurate read rate

```
io.send.req.ready := state === s_idle

io.alloc.valid := helper.fire(io.alloc.ready, canSend)

io.alloc.bits.id := xactId

io.alloc.bits.count := (1.U << (reqSize - byteAddrBits.U))

tl.a.valid := helper.fire(tl.a.ready, canSend)

tl.a.bits := edge.Get(

fromSource = xactId,


toAddress = sendaddr,

lgSize = reqSize)._2

cover((state === s_read) && xactBusy.andR && tl.a.ready, "NIC_SEND_XACT_ALL_BUSY", "nic send blocked by lack of transactions")

cover((state === s_read) && !io.alloc.ready && tl.a.ready, "NIC_SEND_BUF_FULL", "nic send blocked by full buffer")

cover(tl.a.valid && !tl.a.ready, "NIC_SEND_MEM_BUSY", "nic send blocked by memory bandwidth")
```





AutoCounter Example

Example ad-hoc performance counters in the L2 cache

```
class SinkA(params: InclusiveCacheParameters) extends Module
{
  val io = new Bundle {
    val req = Decoupled(new FullRequest(params))
    val a = Decoupled(new TLBundleA(params.inner.bundle)).flip
    val pb_pop = Decoupled(new PutBufferPop(params)).flip
    val pb_beat = new PutBufferAEntry(params)
  }
  PerfCounter(io.a.fire(), "l2_requests", "Number of requests to the first bank of the L2");
```

- Simple configuration (config runtime.ini)
 - Readrate Trade-off visibility/detail and performance
 - TracerV trigger Collect results from singular point of interest

```
autocounter:
read_rate: 1000000
```





AutoCounter Output CSV Schema

Version	Version Number				
Clock Domain Name	Domain Name	Multiplier	X	Divisor	Υ
Labels	local_clock	Label0	Label1		
Description	local clock cycle	Desc0	Desc1		•••
Event Width	1	Width0	Width1		
Accumulator Width	64	64	64		
Туре	Increment	Type0	Type1		
N	Cycle @ time N	Value0 @ time N	Value1 @ time N		•••
					•••
kN	Cycle @ time kN	Value0 @ time kN	Value1 @ time kN	•••	





AutoCounter Output CSV Schema

Version	Version Number						
Clock Domain Name	Domain Name	Multiplier	X	Divisor	Υ		
Labels	local_clock	Label0	Label1				
Description	local clock cycle	Desc0	Docc1				
Event Width	1	Width0	More counters				
Accumulator Width	64	64					
Туре	Increment	Type0					
N	Cycle @ time N	Value0 @					
•••	•••	•••	•••				
kN	Cycle @ time kN	Value0 @ time kN	Value1 @ time kN				





AutoCounter Output CSV Schema

Version	Version Number					
Clock Domain Name	Domain Name	Multiplier	X	Divisor	Υ	
Labels	local_clock	Label0	Label1			
Description	local clock cycle	Desc0	Desc1			
Event Width	1	Width0	Width1			
Accumulator Width	64	64	64		More sa	mpl
Туре	Increment	Type0	Type1			
N	Cycle @ time N	Value0 @ time N	Value1 @ time N			
•••	•••	•••	•••			
kN	Cycle @ time kN	Value0 @ time kN	Value1 @ time kN			





Automated Performance Counters

Pros:

- Macro view of execution behavior
- Trigger integration
- Pre-configured cover points, no RTL interference
- SW-controlled granularity (tradeoff simulation for read rate)

Cons:


- New counters require new FPGA images
- Simulation performance degradation depending on read rate and number of counters





Synthesizable Assertions

- Assertions rapid error checking embedded in HW source code.
 - Commonly used in SW Simulation
 - Halts the simulation upon a triggered assertion. Represented as a "stop" statement in FIRRTL
 - By default, emitted as non-synthesizable SV functions (\$fatal)



From: BROOM: An open-source Out-of-Order processor with resilient low-voltage operation in 28nm CMOS, Christopher Celio, Pi-Feng Chiu, Krste Asanovic, David Patterson and Borivoje Nikolic. HotChip 30, 2018

Berkeley Architecture Research

```
class Count extends Module {
  val io = IO(new Bundle {
    val en = Input(Bool())
    val done = Output(Bool())
  val cntr = Output(UInt(4.W))
  })
  // count until 10 when `io.en' is high
  val (cntr, done) = Counter(io.en, 10)
  io.cntr := cntr
  io.done := done

  // assertion for software simulation
  // `cntr' should be less than 10
  assert(cntr < 10.U)
  }
}</pre>
```

From: Trillion-Cycle Bug Finding Using FPGA-Accelerated Simulation Donggyu Kim, Christopher Celio, Sagar Karandikar, David Biancolin, Jonathan Bachrach, Krste Asanović. ADEPT Winter Retreat 2018




Synthesizable Assertions

- Synthesizable Assertions on FPGA
 - Transform FIRRTL stop statements into synthesizable logic
 - Insert combinational logic and signals for the stop condition arguments
 - Insert encodings for each assertion (for matching error statements in SW)
 - Wire the assertion logic output to the Top-Level
 - Generate timing tokens for cycle-exact assertions

• Assertion checker records the cycle and halts simulation when assertion is

triggered







BOOM Example

- Example from boom/src/main/scala/exu/rob.scala
- Assert is the ROB is behaving un-expectedly
 - Overwriting a valid entry

```
assert (rob_val(rob_tail) === false.B, "[rob] overwriting a valid entry.")
assert ((io.enq_uops(w).rob_idx >> log2Ceil(coreWidth)) === rob_tail)
assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&
!rob_val(GetRowIdx(rob_idx))), "[rob] writeback (" + i + ") occurred to an
invalid ROB entry.")
```





BOOM Example

• How it looks in the UART output (while Linux is booting):


```
0.008000] VFS: Mounted root (ext2 filesystem) on device 253:0.
    0.008000] devtmpfs: mounted
    0.008000] Freeing unused kernel memory: 148K
     0.008000] This architecture does not have kernel memory protection.
mount: mounting sysfs on /sys failed: No such device
Starting syslogd: OK
Starting klogd: OK
Starting mdev...
mdev: /sys/dev: No such file or directory
[id: 1840, module: Rob, path: FireBoom.boom tile 1.core.rob]
Assertion failed: [rob] writeback (0) occurred to an invalid ROB entry.
    at rob.scala:504 assert (!(io.wb resps(i).valid && MatchBank(GetBankIdx(rob idx)) &&
at cycle: 1112250469
*** FAILED *** (code = 1841) after 1112250485 cycles
                                                                It would take ~62 hours to hit
time elapsed: 307.8 s, simulation speed = 3.61 MHz
FPGA-Cycles-to-Model-Cycles Ratio (FMR): 2.77
                                                                   this assertion is SW RTL
Beats available: 2165
                                                                simulation (at 5 KHz sim rate),
Runs 1112250485 cycles
                                                               vs. just a few minutes in FireSim
[FAIL] FireBoom Test
SEED: 1569631756
at cycle 4294967295
```





Synthesizable printf

- Research feature presented in DESSERT [1] (together with assertions)
- Enable "software-style" debugging using printf statements
- Convert Chisel printf statements to synthesizable blocks
 - Appropriate parsing in simulation bridge
 - Including signal values
- Impact on simulation performance depends on the frequency of printfs.
- Output includes the exact cycle of the printf event
 - Helps measure cycles counts between events



https://www.deviantart.com/stym0r/art/Bart-Simpson-Programmer-134362686





BOOM Example

- Example from boom/src/main/scala/lsu/lsu.scala
- Print a trace of all loads and stores, for verifying memory consistency.





Synthesizable printf/Assertions

Pros:

- FPGA simulation speed
- Real-time trigger-based
- Consumes small amount of FPGA resources (compared to ILA)
- Key signals have pre-written assertions in re-usable components/libraries

Cons:

- Low visibility: No waveform/state
- Assertions are best added while writing source RTL rather than during "investigative" debugging
- Large numbers of printfs can slow down simulation





Dromajo Co-Simulation

- Dromajo RV64GC emulator designed for RTL co-simulation
- Can be used to debug BOOM in FireSim through functional cosimulation and comparison
 - Or any other design with a functional implementation in Dromajo
- Find functional bugs billions of cycles into simulations
 - Find divergence against functional golden model
 - Dump waveforms for affected signals

```
[error] EMU PC ffffffe001055d84, DUT PC ffffffe001055d84
[error] EMU INSN 14102973, DUT INSN 14102973
[error] EMU WDATA 000220d6, DUT WDATA 000220d4
[error] EMU MSTATUS a000000a0, DUT MSTATUS 00000000
[error] DUT pending exception -1 pending interrupt -1
[ERROR] Dromajo: Errored during simulation tick with 8191

*** FAILED *** (code = 8191) after 2,356,509,311 cycles time elapsed: 2740.8 s, simulation speed = 859.79 KHz
FPGA-Cycles-to-Model-Cycles Ratio (FMR): 8.14
Runs 2356509311 cycles
FAIL] FireSim Test
```

2 billion cycle divergence where receiving an interrupt during mis-speculation affects architectural state (EPC)





- We would like to observe some statistics of Gemmini's reservation station.
- \$ACYDIR/generators/gemmini/src/main/scala/gemmini/ReservationStation.scala
 - Line 543

```
if (use_firesim_simulation_counters) {
    printf(SynthesizePrintf("Utilization: %d\n", utilization))
    printf(SynthesizePrintf("Utilization ld q (incomplete): %d\n", utilization_ld_q_unissued))
    printf(SynthesizePrintf("Utilization st q (incomplete): %d\n", utilization_st_q_unissued))
    printf(SynthesizePrintf("Utilization ex q (incomplete): %d\n", utilization_ex_q_unissued))
    printf(SynthesizePrintf("Utilization ld q: %d\n", utilization_ld_q))
    printf(SynthesizePrintf("Utilization st q: %d\n", utilization_st_q))
    printf(SynthesizePrintf("Utilization ex q: %d\n", utilization_ex_q))
}
```





- We would like to observe some statistics of Gemmini's reservation station.
- \$ACYDIR/generators/gemmini/src/main/scala/gemmini/ReservationStation.scala
 - Line 543

```
if (use_firesim_simulation_counters) {
    printf(SynthesizePrintf("Utilization: %d\n", utilization))
    printf(SynthesizePrintf("Utilization ld q (incomplete): %d\n", utilization_ld_q_unissued))
    printf(SynthesizePrintf("Utilization st q (incomplete): %d\n", utilization_st_q_unissued))
    printf(SynthesizePrintf("Utilization ex q (incomplete): %d\n", utilization_ex_q_unissued))
    printf(SynthesizePrintf("Utilization ld q: %d\n", utilization_ld_q))
    printf(SynthesizePrintf("Utilization st q: %d\n", utilization_st_q))
    printf(SynthesizePrintf("Utilization ex q: %d\n", utilization_ex_q))
}
```





• For reference, the build recipe for this FPGA image (in \$FDIR/deploy/config_build_recipes.yaml) is:

```
firesim_gemmini_printf_rocket_singlecore_no_nic:
    DESIGN: FireSim
    TARGET_CONFIG: FireSimLeanGemminiPrintfRocketConfig
    PLATFORM_CONFIG: WithPrintfSynthesis_BaseF1Config
    deploy_triplet: null
    platform_config_args:
        fpga_frequency: 10
        build_strategy: TIMING
    post_build_hook: null
    metasim_customruntimeconfig: null
    bit_builder_recipe: bit-builder-recipes/f1.yaml
This is already set for you!
```





Update our workload to copy the output printf file:

- vim \$FDIR/deploy/workloads/mobilenet-baremetal.json
- Add the synthesized-prints.out* to our simulation output





• Setup the config runtime.yaml

```
$ vim $FDIR/deploy/config_runtime.yaml
```

- Select the AGFI that was synthesized with the printf
- Select the baremetal MobileNet workload
- Boot the simulation by running the following sequence of commands:

```
$ firesim infrasetup
```

This should take about 3 minutes

```
$ firesim runworkload
```

This should take about <1 minute

```
Berkeley Architecture Research
```

```
run farm:
  recipe arg overrides:
    run farm hosts to use:
      - f1.2xlarge: 1
target config:
    topology: no net config
    no net num nodes: 1
    link latency: 6405
    switching latency: 10
    net bandwidth: 200
    profile interval: -1
    default hw config:
firesim gemmini <mark>printf</mark>rocket singl
ecore no nic
workload:
    workload name: mobilenet-
baremetal.json
```




While this is running...





Debugging Using Software RTL Simulation







Debugging Using Software RTL Simulation

Target-Level Simulation

- Software Simulation
- Target Design
 Untransformed
- No Host-FPGA interfaces

Metasimulation


- Software Simulation
- Target Design
 Transformed by
 Golden Gate
- Host-FPGA interfaces/shell emulated using abstract models

FPGA-Level Simulation

- Software Simulation
- Target Design
 Transformed by
 Golden Gate
- Host-FPGA interfaces/shell simulated by the FPGA tools

























Level	Waves	VCS	Verilator	XSIM
Target	Off	~5 kHz	~5 kHz	N/A
Target	On	~1 kHz	~5 kHz	N/A
Meta	Off	~4 kHz	~2 kHz	N/A
Meta	On	~3 kHz	~1 kHz	N/A
FPGA	On	~2 Hz	N/A	~0.5 Hz





Back to our hands-on example





Viewing the Simulation

Look for the run instance's IP address in the status:

```
FireSim Simulation Status @ 2022-06-18 00:17:10.188191
This workload's output is located in:
/home/centos/chipyard/sims/firesim/deploy/results-workload/2022-06-18--00-16-00-
mobilenet-baremetal/
This run's log is located in:
/home/centos/chipyard/sims/firesim/deploy/logs/2022-06-18--00-16-00-runworkload-
NEZCRUKBA2M44B9M.log
This status will update every 10s.
Instances
Hostname/IP: 192.168.3.52 | Terminated: False
Simulated Switches
Simulated Nodes/Jobs
Hostname/IP: 192.168.3.52 | Job: mobilenet-baremetal0 | Sim running: True
Summary
1/1 instances are still running.
1/1 simulations are still running.
```





Viewing the Simulation

• On the *manager* instance, ssh into the run farm instance:

```
$ ssh 192.168.3.52
```

Then look at the stream of prints (or if complete, look at the output results)

```
$ tail -f sim_slot_0/synth*
```





Hands-on Synthesizable Printf Example

Output file in

\$FDIR/deploy/results-workload/<timestamp>-mobilenet-baremetal/mobilenet-baremetal0/synthesized-prints.out

```
CYCLE:
             500052 WDMA total latency:
CYCLE:
            500052 RDMA total latency:
CYCLE:
            500052 RDMA bytes rec:
CYCLE:
            500052 WDMA bytes sent:
CYCLE:
            1000052 WDMA total latency:
CYCLE:
            1000052 RDMA total latency:
CYCLE:
            1000052 RDMA bytes rec:
CYCLE:
            1000052 WDMA bytes sent:
CYCLE:
            1500052 WDMA total latency:
            1500052 RDMA total latency:
CYCLE:
CYCLE:
            1500052 RDMA bytes rec:
CYCLE:
            1500052 WDMA bytes sent:
            2000052 Utilization 1d q (incomplete): 0
CYCLE:
            2000052 Utilization st q: 0
CYCLE:
CYCLE:
            2000052 Utilization ex q (incomplete): 0
CYCLE:
            2000052 Utilization: 0
CYCLE:
            2000052 WDMA total latency:
CYCLE:
            2000052 Utilization st q (incomplete): 0
CYCLE:
            2000052 RDMA total latency:
            2000052 Utilization ex q: 0
CYCLE:
            2000052 Utilization 1d q: 0
CYCLE:
```





Hands-on Synthesizable Printf Example

Output file in

\$FDIR/deploy/results-workload/<timestamp>-mobilenet-baremetal/mobilenet-baremetal0/synthesized-prints.out

```
CYCLE:
            500052 WDMA total latency:
CYCLE:
            500052 RDMA total latency:
CYCLE:
            500052 RDMA bytes rec:
CYCLE:
            500052 WDMA bytes sent:
CYCLE:
           1000052 WDMA total latency:
                                                             If tail'ing the result...
CYCLE:
           1000052 RDMA total latency:
CYCLE:
           1000052 RDMA bytes rec:
CYCLE:
           1000052 WDMA bytes sent:
CYCLE:
           1500052 WDMA total latency:
                                                Exit tail by doing Ctrl-c
           1500052 RDMA total latency:
CYCLE:
CYCLE:
           1500052 RDMA bytes rec:
CYCLE:
           1500052 WDMA bytes sent:
                                                Then exit out of the simulation instance with
           2000052 Utilization ld q (incompl
CYCLE:
           2000052 Utilization st q: 0
CYCLE:
                                                Ctrl-d to return to the manager instance
           2000052 Utilization ex q (incompl
CYCLE:
CYCLE:
           2000052 Utilization: 0
CYCLE:
           2000052 WDMA total latency:
CYCLE:
           2000052 Utilization st q (incomplete): 0
CYCLE:
           2000052 RDMA total latency:
           2000052 Utilization ex q: 0
CYCLE:
           2000052 Utilization 1d q: 0
CYCLE:
```





Hands-on Synthesizable Printf Example

Don't forget to terminate your runfarms (otherwise, we are going to pay for a lot of FPGA time)

\$ firesim terminaterunfarm


Type yes at the prompt to confirm





The FireSim Vision: Speed and Visibility

- High-performance simulation
- Full application workloads
- Tunable visibility & resolution
- Unique data-based insights







Summary

- Debugging Using Integrated Logic Analyzers (docs)
- Advanced Debugging and Profiling Features
 - TracerV (docs)
 - AutoCounter (docs)
 - Assertion and Print Synthesis (docs)
- Debugging Using Software Simulation (docs)
 - Target-Level
 - Metasimulation
 - FPGA-Level
- FireSim Debugging and Profiling Future Vision



